



**Antmicro**

**Topwrap**

2025-05-15

# DOCUMENTATION

<b>1</b>	<b>Introduction to Topwrap</b>	<b>1</b>
<b>2</b>	<b>Installing Topwrap</b>	<b>2</b>
2.1	1. Install required system packages	2
2.2	2. Install the Topwrap user package	2
2.3	3. Verify the installation	3
<b>3</b>	<b>Getting started</b>	<b>4</b>
3.1	Design overview	4
3.2	Parsing Verilog files	4
3.3	Building designs with Topwrap	5
3.4	Command-line flow	8
<b>4</b>	<b>Advanced options</b>	<b>11</b>
4.1	Creating block designs in the GUI	11
4.2	Command Line Interface (CLI)	14
<b>5</b>	<b>Sample projects</b>	<b>15</b>
5.1	Embedded GUI	15
5.2	Constant	15
5.3	Inout	16
5.4	Hierarchy	18
5.5	PWM	18
5.6	HDMI	19
5.7	SoC	20
<b>6</b>	<b>Creating a design</b>	<b>22</b>
6.1	Design description	22
6.2	IP description files	25
6.3	Interface description files	28
6.4	Resource path syntax	29
<b>7</b>	<b>Configuration</b>	<b>31</b>
7.1	Configuration file location	31
7.2	Configuration precedence	31
7.3	Available config options	32
<b>8</b>	<b>Constructing, configuring and loading repositories</b>	<b>33</b>
8.1	Using the open source IP cores library with Topwrap	33

<b>9 Interconnect generation</b>	<b>35</b>
9.1 Format	37
9.2 Supported interconnect types	38
<b>10 Using FuseSoC for automation</b>	<b>39</b>
10.1 Default tool for synthesis, bitstream generation and programming the FPGA	39
10.2 Additional build options	39
10.3 .core file template	40
10.4 Synthesis	40
<b>11 Setup</b>	<b>41</b>
<b>12 Code style</b>	<b>42</b>
12.1 Lint with nox	42
12.2 Lint with pre-commit	42
12.3 Tools	43
<b>13 Tests</b>	<b>44</b>
13.1 Test execution	44
13.2 Test coverage	45
13.3 Updating kpm test data	45
<b>14 Internal Representation</b>	<b>46</b>
14.1 Frontend & Backend	46
14.2 Module	47
14.3 Design	48
14.4 Interface	49
14.5 Connections	51
14.6 HDL Types	52
14.7 Interconnects	54
14.8 Miscellaneous	55
<b>15 Wrapper</b>	<b>57</b>
<b>16 IPWrapper class</b>	<b>58</b>
<b>17 IPConnect class</b>	<b>60</b>
<b>18 ElaboratableWrapper class</b>	<b>65</b>
<b>19 Wrapper Port</b>	<b>66</b>
<b>20 FuseSocBuilder</b>	<b>68</b>
<b>21 Interface Definition</b>	<b>70</b>
<b>22 Config</b>	<b>71</b>
<b>23 Deducing interfaces</b>	<b>72</b>
23.1 Step 1 - splitting ports into subsets	72
23.2 Step 2 - matching ports with interface signal names	73
23.3 Step 3 - inferring interface direction	73
23.4 Step 4 - computing interface matching score	73


<b>24 Validation of design</b>	<b>75</b>
24.1 Tests for validation checks . . . . .	77
<b>25 Examples</b>	<b>81</b>
<b>26 Future planned enhancements in Topwrap</b>	<b>82</b>
26.1 Library of open-source cores . . . . .	82
26.2 Support for hierarchical block designs in Topwrap’s GUI . . . . .	82
26.3 Support for parsing SystemVerilog sources . . . . .	82
<b>27 Other possible improvements</b>	<b>83</b>
27.1 Ability to produce top-level wrappers in VHDL . . . . .	83
27.2 Bus management . . . . .	83
27.3 Improve the process of recreating a design from a YAML file . . . . .	83
27.4 Deeper integration with other tools . . . . .	84
27.5 Provide a way to parse HDL sources from the GUI level . . . . .	84
<b>28 Using KPM iframes inside docs</b>	<b>85</b>
28.1 Usage . . . . .	85
28.2 Tests . . . . .	85
<b>29 Examples for Internal Representation</b>	<b>87</b>
29.1 Simple . . . . .	87
29.2 Interface . . . . .	87
29.3 Hierarchical . . . . .	88
29.4 Interconnect . . . . .	88
29.5 Other . . . . .	88
<b>30 IP-XACT format</b>	<b>89</b>
30.1 General observations . . . . .	89
30.2 Simple example . . . . .	93
30.3 Interface example . . . . .	95
30.4 Hierarchical example . . . . .	99
30.5 Interconnect example . . . . .	99
30.6 Other features . . . . .	101
30.7 Conclusion . . . . .	101
<b>Python Module Index</b>	<b>102</b>
<b>Index</b>	<b>103</b>

INTRODUCTION TO TOPWRAP



Topwrap leverages modularity to enable the reuse of design blocks across different projects, facilitating the transition to automated logic design. It provides a standardized approach for organizing blocks into various configurations, making top-level designs easier to parse and process automatically.

As a tool, Topwrap makes it *straightforward to build* complex and *synthesizable designs* by generating a design file. The combination of *GUI and CLI-based* configuration options provides for fine-tuning possibilities. Packaging multiple files is accomplished by including them in a *custom user repository*, and an internal API enables repository creation using Python.



## INSTALLING TOPWRAP

### 2.1 1. Install required system packages

**Warning:** The script below requires root privileges as it directly interfaces with your filesystem and package manager.

Running scripts and executables as root without first verifying their contents can pose significant security risks. Always ensure their integrity and source before execution.

```
curl -fO https://raw.githubusercontent.com/antmicro/topwrap/refs/heads/main/  
↪install-deps.sh  
chmod +x ./install-deps.sh  
sudo ./install-deps.sh
```

### 2.2 2. Install the Topwrap user package

**Recommended:** Use `pipx` to directly install Topwrap as a user package:

```
pipx install "topwrap[parse]@git+https://github.com/antmicro/topwrap"
```

If you can't use `pipx`, you can use regular `pip` instead. It may be necessary to do it in a Python virtual environment, such as `venv`:

```
python3 -m venv venv  
source venv/bin/activate  
pip install "topwrap[parse]@git+https://github.com/antmicro/topwrap"
```

## 2.3 3. Verify the installation

Make sure that Topwrap was installed correctly and is available in your shell:

```
topwrap --help
```

This should print out the help string with Topwrap subcommands listed out.

**See also:**

If you want to contribute to the project, check the *Developer's setup guide* for more information.

## GETTING STARTED

The purpose of this chapter is to provide a step by step guide on how to create a simple design with Topwrap. All the necessary files needed to follow this guide are in the [examples/getting\\_started\\_demo](#) directory.

---

### Important

If you haven't installed Topwrap yet, go to the [Installation chapter](#) and make sure to install the additional dependencies for topwrap parse.

---

### 3.1 Design overview

We are going to create a design that will be visually represented in an [interactive GUI](#), as seen below.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

It consists of two cores: `simple_core_1` and `simple_core_2` that connect to each other and to an external input/output.

---

**Note:** Metanodes are always utilized in designs to represent external input/output ports, module hierarchy ports or constant values. They can be found in the “Metanode” section.

---

### 3.2 Parsing Verilog files

The first step when creating designs is to parse Verilog files into [IP core description YAMLS](#) that are understood by Topwrap.

The `verilogs` directory contains two Verilog files, `simple_core_1.v` and `simple_core_2.v`.

To generate the IP core descriptions from these Verilog files run:

```
topwrap parse verilogs/{simple_core_1.v,simple_core_2.v}
```



Topwrap will generate two files `simple_core_1.yaml` and `simple_core_2.yaml` that represent the corresponding Verilog files.


## 3.3 Building designs with Topwrap

### 3.3.1 Creating the design

The generated IP core YAMLs can be loaded into the GUI, using:


```
topwrap gui simple_core_1.yaml simple_core_2.yaml
```

The loaded IP cores can be found in the IPcore section:



With these IP cores and default metanodes, you can easily create designs by dragging and connecting cores.


Let's make the design from the demo in the *introduction*.



**Note:** You can change the name of an individual node by right clicking on it and selecting rename. This is useful when creating multiple instances of the same IP core.

You can save the project in the *Design Description* format, which is used by Topwrap to represent the created design.

To do this, select the graph button and select Save file.



---

**Note:** The difference between Save file and Save graph file lies in which format is used for saving.


Save file will save the design description in the YAML format which Topwrap uses.

Save graph file will save the design in the **graph JSON format** which the GUI uses. You should only choose this one if you have a specific custom layout of the nodes in the design and you want to save it.

---

### 3.3.2 Generating Verilog in the GUI

You can generate Verilog from the design created in the previous section if you have the example running as described in the previous section. On the top bar, these four buttons are visible:



1. Save/Load designs.
2. Toggle the node browser.
3. Validate the design.
4. Build the design. If it does not contain errors, a top module will be created in the directory where topwrap gui was run.

## 3.4 Command-line flow

### 3.4.1 Creating designs

The manual creation of designs requires familiarity with the *Design Description* format.

First, include all the IP core files needed in the ips section.

```
ips:
  simple_core_1:
    file: file:simple_core_1.yaml
  simple_core_2:
    file: file:simple_core_2.yaml
```

Here, the name of the node is declared, and the IP core simple\_core\_1.yaml is named simple\_core\_1 in the GUI.

Now we can start creating the design under the design section. The design doesn't have any parameters set, so we can skip this part and go straight into the ports section. In there, the connections between IP cores are defined. In the demo example, there is only one connection - between simple\_core\_1 and simple\_core\_2.

In our design, it is represented like this:

```
design:
  ports:
    simple_core_2:
      a:
      - simple_core_1
      - z
```

Notice that input is connected to output. All that is left to do is to declare the external connections to metanodes, like this:

```
external:
  ports:
    in:
      - rst
      - clk
    out:
      - Output_y
      - Output_c
```

Now connect them to IP cores.

```
design:
  ports:
    simple_core_1:
      clk: clk
      rst: rst
    simple_core_2:
      a:
      - simple_core_1
      - z
      c: Output_c
      y: Output_y
```

The final design:

```
ips:
  simple_core_1:
    file: file:simple_core_1.yaml
  simple_core_2:
    file: file:simple_core_2.yaml
design:
  ports:
    simple_core_1:
      clk: clk
      rst: rst
    simple_core_2:
      a:
      - simple_core_1
      - z
      c: Output_c
      y: Output_y
```

(continues on next page)

---

(continued from previous page)

```
external:
  ports:
    in:
      - rst
      - clk
    out:
      - Output_y
      - Output_c
```

### 3.4.2 Generating Verilog top files

---

#### Info

Topwrap uses [Amaranth](#) for generating Verilog top files.

---

To generate the top file, use `topwrap build` and provide the design. To do this, ensure you are in the `examples/getting_started_demo` directory and run:

```
topwrap build --design {design_name.yaml}
```

Where `{design_name.yaml}` is the design saved at the end of the previous section. This will generate a `top.v` Verilog top wrapper in the specified build directory (`./build` by default).

### 3.4.3 Synthesis & FuseSoC

You can additionally generate a *FuseSoC core* file during `topwrap build` to automate further synthesis and implementation by simply adding the `-f (--fuse)` option.


## ADVANCED OPTIONS

This chapter builds upon the content covered in the *Getting started* chapter. If you have not yet reviewed it, we recommend doing so before proceeding.

### 4.1 Creating block designs in the GUI

Upon successfully connecting to the server, Topwrap will generate and transmit a specification describing the structure of the selected IP cores. If the `-d` option is specified, the design will be displayed in the GUI. The following content is based on the PWM example located in `examples/pwm`. From this point, you can create or modify designs by:


- adjusting the parameter values of IP cores. Each node includes input fields where you can specify parameter values (default values are automatically assigned when an IP core is added to the block design):




Parameter values can be specified as integers in various bases (e.g.,  $0x28$ ,  $40$ , or  $0b101000$ ) or as arithmetic expressions, which will be evaluated later (e.g.,  $(AXI\_DATA\_WIDTH + 1) / 4$  is a valid expression, provided a parameter named `AXI_DATA_WIDTH` exists in the same IP core). Additionally, parameter values can be written in Verilog format (e.g.,  $8'b00011111$  or  $8'h1F$ ), in which case they will be interpreted as fixed-width bit vectors

- connecting the ports and interfaces of IP cores. Only connections between ports or interfaces of matching types are allowed. This is automatically validated by the GUI, which uses the type information from the loaded specification. As a result, the GUI will prevent users from making invalid connections (e.g., connecting AXI4 with AXI4Lite, or connecting a port to an interface). A green line will indicate a valid connection, while a red line will indicate an invalid one:





- specifying external ports or interfaces in the top module. To do this, add the appropriate External Input, External Output, or External Inout metanodes, and establish connections between these metanodes and the desired ports or interfaces. Ensure that the name of the external port or interface is updated in the textbox within the selected metanode. For example, in the case where the output pwm port of the `litex_pwm_top` IP core is external to the generated top module, the external port name should be set to `ext_pwm`, as shown below:



An example block design in the Topwrap GUI for the PWM project may look like this:

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

**Important:** With each graph change, Topwrap will save the current dataflow to ensure it's not lost, e.g. during an accidental page refresh. The file is located at `$XDG_DATA_HOME/topwrap/dataflow_latest_save.json`.

More information about this example can be found [here](#)

## 4.2 Command Line Interface (CLI)

Topwrap has a couple of CLI only functions that expand on the functionality offered by the GUI.

### 4.2.1 Generating IP core description YAMLS

You can use Topwrap to generate IP core description YAMLS from HDL sources for use in your own `project.yaml`. To learn more about project and core YAMLS, check the [Design description](#) and [IP description files](#).

```
python -m topwrap parse HDL_FILES
```

In HDL source files, ports that belong to the same interface (e.g. wishbone or AXI) often have a common prefix, which corresponds to the interface name. If the naming convention is followed in the HDL sources, Topwrap can also divide ports into user-specified interfaces, or automatically deduce interface names when generating YAML files:

```
python -m topwrap parse --iface wishbone --iface s_axi HDL_FILES
python -m topwrap parse --iface-deduce HDL_FILES
```

For help, use:

```
python -m topwrap [build|gui|parse] --help
```

## SAMPLE PROJECTS

These projects demonstrate how to use Topwrap on a practical level, with examples based on a variety of useful designs.

### 5.1 Embedded GUI

This section extensively uses an embedded version of **Topwrap's GUI** to visualize the design of all the examples.


You can use it to explore designs, while adding new blocks, connections, nodes and hierarchies.

The features that require direct connection with Topwrap's backend are not implemented in this demo version, including:

- saving and loading data in .yaml files
- building designs
- verifying designs

---

**Tip:** Don't forget to use the "Enable fullscreen" button if the viewport is too small.



---

### 5.2 Constant

[Link to source](#)

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

This example shows how to assign a constant value to a port in an IP core. You can see it in the GUI by using the interactive preview functionality. It is also visible in the description file (project.yaml).

---

**Tip:** You can find the constant node blueprint in the nodes browser within the Metanode section.

---

### 5.2.1 Usage

Switch to the subdirectory with the example:

```
cd examples/constant
```

Generate the HDL source:

```
make generate
```

## 5.3 Inout

[Link to source](#)

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

This example showcases the usage of an inout port and its representation in the GUI.

---

**Tip:** An inout port is marked in the GUI by a green circle without a directional arrow inside.

---

The design consists of 3 modules: input buffer `ibuf`, output buffer `obuf`, and bidirectional buffer `iobuf`. Their operation can be described as:

- the input buffer is a synchronous D-type flip flop with an asynchronous reset
- the output buffer is a synchronous D-type flip flop with an asynchronous reset and an output enable, which sets the output to a high impedance state (Hi-Z)
- the inout buffer instantiates 1 input and 1 output buffer. The input of the `ibuf` and output of the `obuf` are connected with an inout wire (port).

### 5.3.1 Usage

Switch to the subdirectory with the example:

```
cd examples/inout
```

Install the required dependencies:

```
pip install -r requirements.txt
```

To generate the bitstream for Zynq, use:

```
make
```

To generate only the HDL sources use:

```
make generate
```

## User repository

### Link to source

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

This example presents the structure of a user repository containing prepackaged IP cores with sources and custom interface definitions.

Elements of the repo directory can be easily reused in different designs by linking to them from the config file or in the CLI.

### See also:

For more information about user repositories see [this chapter](#).

**Tip:** As other components of the design are automatically imported from the repository, it's possible to load the entire example by specifying the design file:

```
topwrap gui -d project.yml
```

## 5.3.2 Usage

Navigate to the `/examples/user_repository/` directory and run:

```
topwrap gui -d project.yml
```

### Expected result

Topwrap will load two cores from the `cores` directory, using the interface from the `interfaces` directory.

In the Nodes browser under IPcore, two loaded cores: `core1` and `core2`, should be visible.

---

## 5.4 Hierarchy

[Link to source](#)

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

This example shows how to create a hierarchical design in Topwrap, including a hierarchy that contains IP cores as well as other nested hierarchies.

Check out `project.yaml` to learn how the above design translates to a *design description file*

### See also:

For more information, see the section on *Hierarchies*.

---

**Tip:** Hierarchies are represented in the GUI by nodes with a green header. To display inner designs, click the `Edit` subgraph option from the context menu.

To exit from the hierarchy subgraph, use the back arrow button on the top left. To add a new hierarchy node, use the `New Graph Node` option in the node browser.

---

### 5.4.1 Usage

This example contains the *user repository* (repo directory) and a configuration file for Topwrap (`topwrap.yaml`). It can be loaded by entering the examples directory, and running:

```
topwrap gui -d project.yaml
```

## 5.5 PWM

[Link to source](#)

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

---

**Tip:** The IP core in the center of the design (`axi_axil_adapter`) showcases how IP cores with overridable parameters are represented in the GUI.

---

This is an example of an AXI-mapped PWM IP core that can be generated with LiteX, connected to the ZYNQ Processing System. The core uses the AXILite interface, so a AXI -> AXILite converter is needed. You can access its registers starting from address `0x4000000` (the base address of `AXI_GP0` on ZYNQ). The generated signal can be used in a FPGA or connected to a physical port on a board.

---

**Note:** To connect I/O signals to specific FPGA pins, you must use mappings in a constraints file. See `zynq.xdc` used in the setup and modify it accordingly.

---

### 5.5.1 Usage

Switch to the subdirectory with the example:

```
cd examples/pwm
```

Install the required dependencies:

```
pip install -r requirements.txt
```

---

**Note:** In order to generate a bitstream, install [Vivado](#) and add it to the PATH.

---

To generate bitstream for Zynq, use:

```
make
```

To generate HDL sources without running Vivado, use:

```
make generate
```

## 5.6 HDMI

[Link to source](#)

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

This is an example of how to use Topwrap to build a complex and synthesizable design.

### 5.6.1 Usage

Switch to the subdirectory with the example:

```
cd examples/hdmi
```

Install the required dependencies:

```
pip install -r requirements.txt
```

---

**Note:** In order to generate a bitstream, install Vivado and add it to the PATH.

---

## Generate bitstream for desired target

Snickerdoodle Black:

```
make snickerdoodle
```

Zynq Video Board:

```
make zvb
```

To generate HDL sources without running Vivado, use:

```
make generate
```

## 5.7 SoC

[Link to source](#)

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

This is an example of how to use Topwrap to build a synthesizable SoC design. The SoC contains a VexRiscv core, data and instruction memory, UART and an interconnect that ties all the components together.

### 5.7.1 Usage

Switch to the subdirectory with the example:

```
cd examples/soc
```

Install the required dependencies:

```
sudo apt install git make g++ ninja-build gcc-riscv64-unknown-elf bsdxtrautils
```

**Note:** To run the simulation, you need:

- verilator

To create and load the bitstream, use:

- [Vivado](#) (preferably version 2020.2).
- [openFPGALoader](#) ([branch](#))

Generate HDL sources:

```
make generate
```

Build and run the simulation:



```
make sim
```

The expected waveform generated by the simulation is shown in `expected-waveform.svg`.

Generate the bitstream:

```
make bitstream
```

## CREATING A DESIGN

This chapter explains how to create a design in Topwrap, including a detailed overview of how Topwrap design files are structured.

### 6.1 Design description

To create a complete and fully synthesizable design, a design file is needed. It is used for:

- specifying interconnects and IP cores
- setting parameter values and describing hierarchies for the project
- connecting the IPs and hierarchies
- picking external ports (those which will be connected to the physical I/O).

You can see example design files in the `examples` directory. The structure of the design file is shown below:

```
ips:
  # specify relations between IPs instance names in the
  # design yaml and IP cores description YAMLS
  {ip1_instance_name}:
    file: {resource_path} # see "Resource path syntax" section for more_
    ↪information
    ...

design:
  name: {design_name} # optional name of the toplevel
  hierarchies:
    # see "Hierarchies" below for a detailed description of the format
    ...
  parameters: # specify IP parameter values to be overridden
  {ip_instance_name}:
    {parameters_name} : {parameters_value}
    ...
  ports:
  # specify the incoming ports connections of an IP named `ip1_name`
  {ip1_name}:
    {port1_name} : [{ip2_name}, {port2_name}]
    ...
```

(continues on next page)

(continued from previous page)

```

# specify the incoming ports connections of a hierarchy named `hier_name`
{hier_name}:
  {port1_name} : [{ip_name}, {port2_name}]
  ...
# specify the external port connections
{ip_instance_name}:
  {port_name} : ext_port_name
  ...

interfaces:
# specify the incoming interface connections of the `ip1_name` IP
{ip1_name}:
  {interface1_name} : [{ip2_name}, {interface2_name}]
  ...
# specify the incoming interface connections of the `hier_name` hierarchy
{hier_name}:
  {interface1_name} : [{ip_name}, {interface2_name}]
  ...
# specify the external interface connections
{ip_instance_name}:
  {interface_name} : ext_interface_name
  ...

interconnects:
# see the "Interconnect generation" page for a detailed description of the_
↪format
  ...

external: # specify the names of external ports and interfaces of the top module
ports:
  out:
    - {ext_port_name}
  inout:
    - [{ip_name/hierarchy_name, port_name}]
interfaces:
  in:
    - {ext_interface_name}
# note that `inout:` is invalid in the interfaces section

```

inout ports are handled differently than the in and out ports. When an IP has an inout port or when a hierarchy has an inout port specified in its `external.ports.inout` section, it must be included in the `external.ports.inout` section of the parent design. It is required to specify the name of the IP/hierarchy and the port name that contains it. The name of the external port is identical to the one in the IP core. In case of duplicate names, a suffix  $n$  is added (where  $n$  is a natural number) to the name of the second and subsequent duplicate names. inout ports cannot be connected to each other.

The design description YAML format allows for creating hierarchical designs. In order to create a hierarchy, add its name as a key in the design section and describe the hierarchy design “recursively” by using the same keys and values (ports, parameters etc.) as in the top-level design (see above). Hierarchies can be nested recursively, which means that you can create a

hierarchy inside another one.

Note that IPs and hierarchies names cannot be duplicated on the same hierarchy level. For example, the design section cannot contain two identical keys, but it is possible to have `ip_name` key in this section and `ip_name` in the design section of a separate hierarchy.

### 6.1.1 Hierarchies

Hierarchies allow for creating designs with subgraphs in them. The subgraphs can contain multiple IP cores and other subgraphs, allowing for the creation of nested designs in Topwrap.

### 6.1.2 Format

Hierarchies are specified in the *design description*. The hierarchies key must be a direct descendant of the design key.

The format is as follows:

```
hierarchies:
  {hierarchy_name_1}:
    ips: # ips that are used on this hierarchy level
      {ip_name}:
        ...

    design:
      parameters:
        ...
      ports: # ports connections internal to this hierarchy.
        # note that also you have to connect port to it's external port_
        ↳equivalent (if exists).
        {ip1_name}:
          {port1_name} : [{ip2_name}, {port2_name}]
          {port2_name} : {port2_external_equivalent} # connection to external_
        ↳port equivalent. Note that it has to be the parent port.
          ...
      hierarchies:
        {nested_hierarchy_name}:
          # structure here will be the same as for {hierarchy_name_1}
          ...
      external:
        # external ports and/or interfaces of this hierarchy; these can be
        # referenced in the upper-level `ports`, `interfaces` or `external`_
        ↳section
        ports:
          in:
            - {port2_external_equivalent}
          ...
  {hierarchy_name_2}:
    ...
```

A more complex example of a hierarchy can be found in the [examples/hierarchy](#) directory.

## 6.2 IP description files

Every IP wrapped by Topwrap needs a description file in the YAML format.

The ports of an IP should be placed in the global `signals` key, followed by the direction - in, out or inout. The module name of an IP should be placed in the global `name` key, and it should be consistent with the definition in the HDL file.

As an example, this is the description of ports in the Clock Crossing IP:

```
# file: clock_crossing.yaml
name: cdc_flag
signals:
  in:
    - clkA
    - A
    - clkB
  out:
    - B
```

The previous example can be used with any IP. However, in order to benefit from connecting entire interfaces simultaneously, the ports must belong to a named interface as in this example:

```
#file: axis_width_converter.yaml
name: axis_width_converter
interfaces:
  s_axis:
    type: AXIStream
    mode: subordinate
    signals:
      in:
        TDATA: [s_axis_tdata, 63, 0]
        TKEEP: [s_axis_tkeep, 7, 0]
        TVALID: s_axis_tvalid
        TLAST: s_axis_tlast
        TID: [s_axis_tid, 7, 0]
        TDEST: [s_axis_tdest, 7, 0]
        TUSER: s_axis_tuser
      out:
        TREADY: s_axis_tready
  m_axis:
    type: AXIStream
    mode: manager
    signals:
      in:
        TREADY: m_axis_tready
      out:
        TDATA: [m_axis_tdata, 31, 0]
        TKEEP: [m_axis_tkeep, 3, 0]
        TVALID: m_axis_tvalid
        TLAST: m_axis_tlast
        TID: [m_axis_tid, 7, 0]
```

(continues on next page)

(continued from previous page)

```

        TDEST: [m_axis_tdest, 7, 0]
        TUSER: m_axis_tuser
signals: # These ports do not belong to an interface
  in:
    - clk
    - rst

```

The names `s_axis` and `m_axis` will be used to group the selected ports. Each signal in an interface has a name which must match with the signal that it is connected to, for example `TDATA: port_name` must connect to `TDATA: other_port_name`.

To speed up the generation of YAMLS, Topwrap's `parse` command (see [Generating IP core description YAMLS](#)) can be used to generate YAMLS from HDL source files.

### 6.2.1 Port widths

You can specify the port width in the following format:

```

signals:
  in:
    - [port_name, upper_limit, lower_limit]

```

- `port_name` - name of the port.
- `upper_limit` and `lower_limit` define the bit range, where `[upper_limit, lower_limit]` determines the number of bits for the port (e.g. `[63, 0]` for 64 bits).

As an example:

```

signals:
  in:
    - [gpio_io_i, 31, 0] # 32 bits

```

If the bit range is omitted, as in the example below, then the default width of `port_name` is 1 bit.

```

signals:
  in:
    - port_name

```

You can also specify the signal width within interfaces.

```

interfaces:
  s_axis:
    type: AXIStream
    mode: subordinate
    signals:
      in:
        TDATA: [s_axis_tdata, 63, 0] # 64 bits
        ...
        TVALID: s_axis_tvalid # defaults to 1 bit

```

- `TDATA` is assigned to `s_axis_tdata` and is 64 bits wide, defined by `[63, 0]`.

- TVALID is assigned to `s_axis_tvalid` and, without a specified range, defaults to 1 bit.

## 6.2.2 Parameterization

Port widths don't have to be hardcoded, as parameters can describe an IP core in a generic way, and values specified in IP core YAMLS can be overridden in a design description file (see *Design description*).

```
parameters:
  DATA_WIDTH: 8
  KEEP_WIDTH: (DATA_WIDTH+7)/8
  ID_WIDTH: 8
  DEST_WIDTH: 8
  USER_WIDTH: 1

interfaces:
  s_axis:
    type: AXI4Stream
    mode: subordinate
    signals:
      in:
        TDATA: [s_axis_tdata, DATA_WIDTH-1, 0]
        TKEEP: [s_axis_tkeep, KEEP_WIDTH-1, 0]
        ...
        TID: [s_axis_tid, ID_WIDTH-1, 0]
        TDEST: [s_axis_tdest, DEST_WIDTH-1, 0]
        TUSER: [s_axis_tuser, USER_WIDTH-1, 0]
```

The parameter values can be integers or math expressions.

## 6.2.3 Port slicing

Ports can be sliced for using some parts of the port as a signal that belongs to a defined interface.

As an example: Port `m_axi_bid` of the IP core is 36 bits wide. Use bits 23..12 as the `BID` signal of the `m_axi_1` AXI manager

```
m_axi_1:
  type: AXI
  mode: manager
  signals:
    in:
      BID: [m_axi_bid, 35, 0, 23, 12]
```

## 6.3 Interface description files

Topwrap can use predefined interfaces, as illustrated in YAML files that come packaged with the tool. The currently supported interfaces are AXI3, AXI4, AXI Lite, AXI Stream and Wishbone.

An example file looks as follows:

```
name: AXI4Stream
port_prefix: AXIS
signals:
  # The convention assumes the AXI Stream transmitter (manager) perspective
  required:
    out:
      TVALID: tvalid
      TDATA: tdata
      TLAST: tlast
    in:
      TREADY: tready
  optional:
    out:
      TID: tid
      TDEST: tdest
      TKEEP: tkeep
      TSTRB: tstrb
      TUSER: tuser
      TWAKEUP: twakeup
```

The name of an interface must be unique.

Signals are either required or optional, and their direction is described from the perspective of the manager (i.e. the direction of signals in the subordinate are flipped). Note that `clock` and `reset` are not included as these are usually inputs to both the manager and subordinate, so they are not supported in the interface specification. Every signal is a key-value pair, where the key is a generic signal name (normally taken from the interface specification) and used to identify it in other parts of Topwrap (i.e. IP core description files), and the value is a regex used to deduce which port defined in the HDL sources represents this signal.

### 6.3.1 Interface deduction

During *IP core parsing*, you can use the `--iface-deduce` flag to enable automatic pairing of raw ports from HDL sources to interface signals.

This feature matches signal regexes from all available interface descriptions with raw port names of the IP core in order to discover possible interface instances. The pairing is performed on port names that are transformed to lowercase and have the common `port_prefix` removed, which means that the regexes must also be written in lowercase.



### 6.3.2 Interface compliance

During the *build process*, an optional verification of whether the interface instances used in IP cores are compliant with their respective descriptions can be enabled. The verification consists of checking in the instance if:

- all signals designated as required in the description are included.
- no additional signals beyond those defined in the description are included.

This feature is controlled by the `--iface-compliance` CLI flag or the `force_interface_compliance` key in the *configuration file* and is turned off by default.

## 6.4 Resource path syntax

Fields specified in the YAML file as a “resource path” support extended functionality and have their own specific syntax.

This field type is used for example in the *Design Description* for specifying an IP Core description location:

```
ips:  
  ip_inst_name:  
    file: {resource path}  
  ...
```

The syntax is as follows:

```
SCHEME[ARG1 | ARG2 . . . ]: SCHEME_PATH
```

- SCHEME is the scheme of this path (e.g. get for remote resources)
- ARGS are |-separated positional arguments for the specific scheme (e.g. the user repo name for the repo scheme)
  - If there are no arguments to supply you can omit the square brackets entirely
- SCHEME\_PATH is the path to the resource interpreted by the specific scheme (e.g. the URL for the get scheme)

### 6.4.1 Available schemes

- file
  - SCHEME\_ARGS: None
  - SCHEME\_PATH: A filesystem path relative from the currently edited YAML file to the resource
- repo
  - SCHEME\_ARGS: Repository name
  - SCHEME\_PATH: A path from the root of the user repository given by the name
- get

- SCHEME\_ARGS: None
- SCHEME\_PATH: The URL address of the remote resource. Only http(s):// URLs are currently supported.

## 6.4.2 Examples

```
file: ./my_directory/file.txt
```

A path to the file on the filesystem.

```
repo[builtin]:cores/axi_protocol_converter/core.yaml
```

This loads the axi\_protocol\_converter core located in the builtin user repository.

```
repo[my_repo]:res.txt
```

This loads the res.txt file inside the my\_repo loaded user repository.

```
get:https://raw.githubusercontent.com/antmicro/topwrap/refs/heads/main/pyproject.  
↔toml
```

This loads the remote resource. When necessary, it's automatically downloaded into a temporary directory.

## CONFIGURATION

### 7.1 Configuration file location

The configuration file must be located in one of the following locations:

```
topwrap.yaml
~/.config/topwrap/topwrap.yaml
~/.config/topwrap/config.yaml
```

### 7.2 Configuration precedence

When multiple configuration files are present, the options are evaluated and overridden based on the location of the configuration file. The precedence, from highest to lowest, is as follows:

- `topwrap.yaml` in the current working directory
- `~/.config/topwrap/topwrap.yaml` (user-specific configuration)
- `~/.config/topwrap/config.yaml` (fallback configuration)

For example, if `force_interface_compliance` is set to `true` in `~/.config/topwrap/config.yaml` but overridden to `false` in `topwrap.yaml`, the latter value will take precedence when running Topwrap in the directory containing `topwrap.yaml`.

#### 7.2.1 Merging strategies for configuration options

Different configuration options use different merging strategies when multiple configuration files are combined:

- **Override** (e.g. `force_interface_compliance`): The value from the higher-precedence file completely replaces the value in lower-precedence files.
- **Merge** (e.g. `repositories`): Values from all configuration files are merged. For example, `repositories` defined in `~/.config/topwrap/topwrap.yaml` are combined with `repositories` defined in `topwrap.yaml`.

## 7.3 Available config options

The configuration file for Topwrap provides the following options:

- `force_interface_compliance`
  - Type: Boolean
  - Default: `false`
  - Merging strategy: Override

This option enforces compliance with interface definitions when parsing HDLs.

For more details, refer to *Interface compliance*.

- `repositories`
  - Type: Dictionary of name: path
  - Merging strategy: Merge
  - Specifies repositories to load, with each repository defined as an entry in which:
    - \* The key is the name of the repository.
    - \* The value is the *resource path* to the repository.
  - Example of specifying multiple repositories:

```
repositories:  
  name_of_repo: file:path_to_repo  
  another_repo: file:/absolute/path/to/repo
```

Repositories are used to package and load multiple IP cores and custom interfaces.

For more information, refer to *User repositories*.

### 7.3.1 Example configuration file

Here is a sample configuration file used in the *hierarchy example*

```
force_interface_compliance: true  
repositories:  
  my_repo: file:./repo
```

## CONSTRUCTING, CONFIGURING AND LOADING REPOSITORIES

By using Topwrap repositories, you can package and load multiple IP cores along with custom interfaces. You can specify the repositories to be loaded each time Topwrap runs by listing them in a *configuration file*.

Topwrap provides an internal API for constructing repositories in **Python**.

The structure of the repository is as follows:

```
path_to_repository/
|--cores
|  |--ipcore1
|  |  |--srcs
|  |  |  |  file1.v
|  |  |  |  file1.yaml
|  |  |
|  |  |--ipcore2
|  |     |--srcs
|  |     |  |  file2.v
|  |     |  |  file2.yaml
|  |
|--interfaces(Optional)
|  |  iface1.yaml
|  |  iface2.yaml
```

Each repository has two main directories: `cores` and `interfaces`. Inside `cores`, each core has its own directory with a description file and the subdirectory `srcs` where Verilog/VHDL files are stored. The `interfaces` directory is optional, and contains *interface description files*.

A sample user repository can be found in [examples/user\\_repository](#).

### 8.1 Using the open source IP cores library with Topwrap

Topwrap comes with built-in support for an extensive library of open source IP cores available through the **FuseSoC** package manager, which also serves as a build system. This library offers a wide range of reusable IP cores for various applications, enabling easy integration into Topwrap projects. Topwrap simplifies the process of accessing, downloading, and packaging these IP cores, making them readily available for local use in your designs.

To include an IP core from the open source library, there are two methods:

1. **Select the Desired Core:** Browse the available cores ([cores\\_export artifact](#)).

**2. Download and build all available cores:** Use Topwrap's package management command:

```
nox -s package_cores
```

This will download and parse all the cores from Fusesoc into build/fusesoc\_workspace/build/export/cores/, making them accessible from within Topwrap.

You can learn more about Topwrap integration with FuseSoC [here](#)

## INTERCONNECT GENERATION


Interconnects enable the connection of multiple interfaces in a many-to-many topology, as opposed to the traditional one-to-one manager-subordinate connection. This approach facilitates data transmission between multiple IP cores over a single interface, with the interconnect serving as a middle-man.

**Warning:** Interconnect generation is an experimental feature.

Currently, creating and showing them is not possible in the Topwrap GUI.

Each manager can communicate with any subordinate connected to the interconnect. Every connected subordinate must be assigned a predefined address range, allowing the interconnect to route data based on the address specified by the manager.

A typical interconnect topology diagram is shown below.



In order to generate an interconnect, you have to describe its configuration in the *Design description* under the interconnects key in the following format, as specified below:



## 9.1 Format

The interconnects key must be a direct descendant of the design key in the *Design description*.

```
interconnects:
  {interconnect1_name}:
    # Specify clock and reset to drive the interconnect with
    clock: [{ip_name, clk_port_name}]
    reset: [{ip_name, rst_port_name}]
    # Alternatively you can specify a connection to an external port of this_
↪design:
    # clock: ext_clk_port_name
    # reset: ext_rst_port_name

    # Specify the interconnect type.
    # See the "Supported interconnect types" section below for available types
    # and their characteristics
    type: {interconnect_type}

    # custom parameter values for the specific interconnect type
    parameters:
      {parameters_name1}: parameters_value1
      ...

    # specify managers and their interfaces connected to the bus
    managers:
      {manager1_name}:
        - {manager1_interface1_name}
        ...
        ...

    # specify subordinates, their interfaces connected to the bus and their bus_
↪parameters
    subordinates:
      {subordinate1_name}:
        {subordinate1_interface1_name}:
          # requests in address range [address, address+size) will be routed to_
↪this interface
          address: {start_address}
          size: {range_size}
          ...
          ...
    ...
```

## 9.2 Supported interconnect types

### 9.2.1 wishbone\_roundrobin

This interconnect only supports Wishbone interfaces for managers and subordinates. It supports multiple managers, but only one of them can drive the bus at a time (i.e. only one transaction can be happening on the bus at any given moment). A round-robin arbiter decides which manager can currently drive the bus.

#### Parameters

- `addr_width` - bit width of the address line (addresses access `data_width`-sized chunks)
- `data_width` - bit width of the data line
- `granularity` - access granularity - the smallest unit of data transfer that the interconnect can transfer. Must be: 8, 16, 32, 64
- `features` - optional, list of optional wishbone signals, can contain: `err`, `rty`, `stall`, `lock`, `cti`, `bte`

#### Known limitations

The currently known limitations are:

- only word-sized addressing is supported (in other words - consecutive addresses can only access word-sized chunks of data)
- crossing clock domains, down-converting (initiating multiple transactions on a narrow bus per one transaction on a wider bus) and up-converting are not supported

## USING FUSESOC FOR AUTOMATION

Topwrap uses the **FuseSoC** package manager and build tools for HDL code to automate project generation and the build process. When `topwrap build` is used with the `--fuse` option, it generates a **FuseSoC .core file** along with the top-level wrapper.

### 10.1 Default tool for synthesis, bitstream generation and programming the FPGA

Topwrap assumes that you're using **Vivado**. You can change the default tool to something other than Vivado by modifying the generated `.core` file.

### 10.2 Additional build options

To enable `.core` file generation, supply the `--fuse/-f` flag to Topwrap `build`:

```
topwrap build -d design.yaml --fuse
```

If you have any additional directories with HDL sources or constraint files required for synthesis, you can specify them using the `--sources/-s` option. Sources from these directories get appended to the `filesets.rtl.files` entry in the generated FuseSoC `.core` file.

```
topwrap build -d design.yaml -f --sources ./srcs_v -s ./srcs_vhd
```

If you're targeting a specific FPGA chip, you can additionally specify its number using the `--part/-p` option.

The supplied part number is passed to the FuseSoC `.core` file. It is included in the `targets.default.tools.vivado.part` entry, which is then supplied to **Vivado** when you run FuseSoC and use the default target. This can be any part number available to your local Vivado installation.

```
topwrap build -d design.yaml -f --part 'xc7z020clg400-3'
```

## 10.3 .core file template

A **template** for the `.core` file is bundled with Topwrap (`templates/core.yaml.j2`).

By default, `topwrap.fuse_helper.FuseSocBuilder` searches for the template file in working directory, meaning you must copy the template file into the project location. You may also need to edit the file to change the backend tool, add more targets, set additional Hooks and edit other parameters.

## 10.4 Synthesis

After generating the `.core` file, you can run FuseSoC to generate the bitstream and program the FPGA:

```
fusesoc --cores-root build run {design_name}
```

This requires having a suitable backend tool that is specified in the `.core` file under `targets.default.tools` available in your PATH (e.g. **Vivado**).

## SETUP

It is required for developers to keep the current code style and it is recommended to frequently run tests.

In order to set up the development environment, install all the optional dependency groups as specified in `pyproject.toml`, which also includes `nox` and `pre-commit`:

```
python -m venv venv
source venv/bin/activate
pip install -e ".[all]"
```

The `-e` option is for installing in editable mode - meaning changes in the code under development will be immediately visible when using the package.

Nox or `pre-commit` performs automatic formatting and linting of the code.

## 12.1 Lint with nox

After successful setup, Nox sessions can be executed to perform lint checks:

```
nox -s lint
```

This runs `isort`, `black`, `flake8` and `codespell` and fixes almost all formatting and linting problems automatically, but a small number must be fixed by hand (e.g. unused imports).

---

**Note:** To reuse the current virtual environment and avoid lengthy installation processes, use the `-R` flag:

```
nox -R -s lint
```

---

**Note:** `pre-commit` can also be run from nox:

```
nox -s pre_commit
```

---

## 12.2 Lint with pre-commit

Alternatively, use `pre-commit` to perform the same job. `pre-commit` hooks need to be installed:

```
pre-commit install
```

Now, each use of `git commit` in the shell will trigger actions defined in the `.pre-commit-config.yaml` file. `pre-commit` is easily deactivated with a similar command:

```
pre-commit uninstall
```

If you wish to run `pre-commit` asynchronously, use:

```
pre-commit run --all-files
```

---

**Note:** pre-commit by default also runs nox with isort, flake8, black and codespell sessions.

---

## 12.3 Tools

Tools used in the Topwrap project for maintaining the code style:

- `nox` is a tool, which simplifies management of Python testing.
- `pre-commit` is a framework for managing and maintaining multi-language pre-commit hooks.
- `black` is a Python code formatter.
- `flake8` is a tool capable of linting, styling fixes and complexity analysis of Python code.
- `isort` is a Python utility to sort imports alphabetically.
- `codespell` is a Python tool to fix common spelling mistakes in text files

Topwrap functionality is validated with tests that leverage the `pytest` library.

### 13.1 Test execution

The tests are located in the `tests` directory. All tests can be run with `nox` by specifying the `tests` session:

```
nox -s tests
```

This runs tests on the Python interpreter versions that are available locally. There is also a session `tests_in_env` that will automatically install all required Python versions, provided you have `pyenv` installed:

```
nox -s tests_in_env
```

---

**Note:** To reuse an existing virtual environment and avoid lengthy installation times, use the `-R` flag:

```
nox -R -s tests_in_env
```

---

To force a specific Python version and avoid running tests for all listed versions, use `-p VERSION` flag:

```
nox -p 3.10 -s tests_in_env
```

Tests can also be launched without `nox` by executing:

```
python -m pytest
```

**Warning:** When running tests by invoking `pytest` directly, tests are ran only on the locally selected Python interpreter. As the CI runs on all supported Python versions, it's recommended to run tests with `nox` on all versions before pushing.

Ignoring a particular test can be performed with `--ignore=test_path`, e.g:



```
python -m pytest --ignore=tests/tests_build/test_interconnect.py
```

For debugging purposes, Pytest captures all output from the test and displays it when all tests are completed. To see the output immediately, pass the `-s` flag to pytest:

```
python -m pytest -s
```

## 13.2 Test coverage

Test coverage is automatically generated when running tests with nox. When invoking pytest directly, it can be generated with the `--cov=topwrap` flag. This will generate a summary of coverage, displayed in the CLI.

```
python -m pytest --cov=topwrap
```

Additionally, the summary can be generated in HTML with the flags `--cov=topwrap --cov-report html`, where lines that were not covered by tests can be browsed:

```
python -m pytest --cov=topwrap --cov-report html
```

The generated report is available at `htmlcov/index.html`

## 13.3 Updating kpm test data

All kpm data from examples can be generated using nox. This is useful when changing Topwrap functionality relating to kpm, as it avoids manually changing test data in every sample. Users can either update of example data such as the specification or update everything (dataflows, specifications, designs).

To update everything run:

```
nox -s update_test_data
```

To update only specifications run:

```
nox -s update_test_data -- specification
```

Valid options for `update_test_data` sessions, are:

- specification
- dataflow
- design

## INTERNAL REPRESENTATION

Topwrap uses a custom object hierarchy, further called “internal representation” or “IR”, in order to store block design and related data in memory and operate on it.

### 14.1 Frontend & Backend

The Frontend based classes converts external formats, such as SystemVerilog, VHDL or KPM into the IR. Complementarily, the Backend based classes convert our IR into external formats.

The reason for separating the logic like this is to be able to easily add support for multiple frontends and backends formats and make them interchangeable.

#### 14.1.1 API interface

**exception FrontendParseException**

Bases: `TranslationError`

Exception occurred during parsing sources by the frontend

**class Frontend**(*modules: Iterable[Module] = ()*, *interfaces: Iterable[InterfaceDefinition] = ()*)

Bases: ABC

**parse\_str**(*sources: Iterable[str]*) → Iterator[Module]

Parse a collection of string sources into IR modules

##### Parameters

**sources: Iterable[str]**

Collection of string sources

**abstract parse\_files**(*sources: Iterable[Path]*) → Iterator[Module]

Parse a collection of source files into IR modules

##### Parameters

**sources: Iterable[Path]**

Collection of paths to sources

**class BackendOutputInfo**(*filename: str*, *content: str*)

Bases: object

Output of the backend’s serialization process

**filename** : str

The filename for this output as suggested by the specific backend E.g. `dataflow.kpm.json` or `axibridge.sv`

**content** : str

The content of the file generated by the backend

**save**(*path*: Path)

Save this output as a file on the filesystem under a given path

#### Parameters

**path**: Path

The path where to save the file. If it points only to a directory, then the file is saved with the `self.filename` name.

#### class Backend

Bases: ABC, Generic[\_T]

The base class for backend implementations used to convert our IR represented by the Module class into various external formats, represented by the generic parameter `_T`.

**abstract represent**(*module*: Module, /) → \_T

Convert the IR into an arbitrary custom external format.

**abstract serialize**(*repr*: \_T, /) → Iterator[BackendOutputInfo]

Serialize the custom format object into one or more text files, represented by their content, alongside with additional information about them, like the suggested filename.

## 14.2 Module

```
class Module(*, id: Identifier, refs: Iterable[FileReference] = (), ports: Iterable[Port] = (),
             parameters: Iterable[Parameter] = (), interfaces: Iterable[Interface] = (),
             design: Design | None = None)
```

Bases: ModelBase

The top-level class of the IR. It fully represents the public interface of a HDL module, holding definitions of all of its structured ports and interfaces, parameters, and optionally its inner block design if available.

**id** : Identifier

**property design**

Returns the optional inner block design of this module

**property ports** : Sequence[Port]

**property parameters** : Sequence[Parameter]

**property interfaces** : Sequence[Interface]

**property refs** : Sequence[*FileReference*]

Returns references to external files that define this module, if any. This information is generally added by the respective frontend used to parse this module.

**add\_port**(*port*: *Port*)

**add\_parameter**(*parameter*: *Parameter*)

**add\_interface**(*interface*: *Interface*)

**add\_reference**(*ref*: *FileReference*)

**non\_intf\_ports**() → Iterator[*Port*]

Yield ports that don't realise signals of any interface

## 14.3 Design

**class ModuleInstance**(\* , *name*: *VariableName*, *module*: *Module*, *parameters*:  
*Mapping*[*ObjectId*[*Parameter*], *ElaboratableValue*] = {})

Bases: *ModelBase*

Represents an instantiated module with values supplied for its appropriate respective parameters. This class is necessary to differentiate multiple instances of the same module in a design.

**parent** : *Design*

Reference to the design that contains this component

**name** : *VariableName*

The name of this instance. It corresponds to “instance\_name” in this exemplary Verilog construct: `MODULE #(WIDTH(32)) instance_name (.clk(clk));`

**module** : *Module*

The module that this is an instance of. Corresponds to “MODULE” in the Verilog construct defined above.

**parameters** : dict[*ObjectId*[*Parameter*], *ElaboratableValue*]

Concrete parameter values for the module that this is an instance of. Corresponds to “#(WIDTH(32))” in the above Verilog construct.

**class Design**(\* , *components*: *Iterable*[*ModuleInstance*] = (), *interconnects*:  
*Iterable*[*Interconnect*] = (), *connections*: *Iterable*[*ConstantConnection* |  
*PortConnection* | *InterfaceConnection*] = ())

Bases: *ModelBase*

This class represents the inner block design of a specific Module. It consists of instances of other modules (components) and connections between them, each other, and external ports of the module that this design represents.

**parent** : *Module*

**property components** : Sequence[*ModuleInstance*]

```

property interconnects : Sequence[Interconnect]

property connections : Sequence[ConstantConnection | PortConnection |
InterfaceConnection]

add_component(component: ModuleInstance)

add_interconnect(interconnect: Interconnect)

add_connection(connection: ConstantConnection | PortConnection |
InterfaceConnection)

connections_with(io: ReferencedPort | ReferencedInterface) →
    Iterator[ElaboratableValue | ReferencedPort | ReferencedInterface]
    Yields everything that is connected to a given IO.

```

#### Parameters

**io:** *ReferencedPort* | *ReferencedInterface*  
 The IO of which connections to yield.

## 14.4 Interface

```

class InterfaceMode(value, names=None, *, module=None, qualname=None, type=None,
start=1, boundary=None)

```

Bases: Enum

MANAGER = 'manager'

SUBORDINATE = 'subordinate'

UNSPECIFIED = 'unspecified'

```

class InterfaceSignalConfiguration(direction: PortDirection, required: bool, default:
ElaboratableValue | None = None)

```

Bases: object

Holds the mode-specific configuration of an interface signal

**direction:** *PortDirection*

The direction of this signal in a given InterfaceMode

**required:** bool

Whether this signal is required or optional

**default:** *ElaboratableValue* | None = None

The default value for this signal, if any

```

class InterfaceSignal(*, name: str, regexp: Pattern[str], type: Logic, modes:
Mapping[InterfaceMode, InterfaceSignalConfiguration])

```

Bases: ModelBase

This class represents a signal in an interface definition. E.g.: The awaddr signal in the AXI interface etc.

**name** : VariableName

**regex** : re.Pattern[str]

While automatically deducing interfaces, if an arbitrary signal's name matches this regular expression then that signal is considered as a candidate for realizing this signal definition

**type** : *Logic*

The logical type of this signal. Fulfills the same function as Port.type

**modes** : dict[*InterfaceMode*, *InterfaceSignalConfiguration*]

A dictionary of modes for this signal and their specific configurations E.g.: A signal that only has an *InterfaceMode.MANAGER* entry in this dictionary means that it's valid only on the manager's side.

**class InterfaceDefinition**(\* , id: *Identifier*, signals: Iterable[*InterfaceSignal*])

Bases: object

This represents a definition of an entire interface/bus. E.g. AXI, AHB, Wishbone, etc.

**id** : *Identifier*

**signals** : list[*InterfaceSignal*]

A list of signal definitions that make up this interface E.g. awaddr, araddr, wdata, rdata, etc... in AXI

**class Interface**(name: str, mode: ~topwrap.model.interface.InterfaceMode, definition: ~topwrap.model.interface.InterfaceDefinition, signals: dict[~topwrap.model.misc.ObjectId[~topwrap.model.interface.InterfaceSignal], ~topwrap.model.hdl\_types.LogicSlice | None] = <factory>)

Bases: object

A realised instance of an interface that can be connected with other interface instances through *InterfaceConnection*.

The relationship between this class and *InterfaceDefinition* is similar to the relationship between *ModuleInstance* and *Module* classes.

**name** : VariableName

Name for this interface instance

**mode** : *InterfaceMode*

The mode of this instance (e.g. manager/subordinate)

**definition** : *InterfaceDefinition*

The definition of the interface that this is an instance of

**parent** : *Module*

The module definition that contains this interface instance

**signals** : dict[*ObjectId*[*InterfaceSignal*], *LogicSlice* | None]

Realization of signals defined in this interface. A signal can be realized either by:

- Slicing an already existing external port of the module that this instance belongs to (self.parent), in that case the value in this dictionary is the aforementioned slice.

- Independently, meaning that whenever necessary, e.g. during output generation by a Backend that does not support interfaces, an arbitrarily generated port based on the `InterfaceSignal.type` should be generated to represent it. In that case the value in this dictionary is `None`.

If an entry for a specific signal that exists in the definition is not present in this dictionary, then that signal will not be realized at all. E.g. when it was configured as optional or was given a default value in `InterfaceSignalConfiguration`.

## 14.5 Connections

```
class PortDirection(value, names=None, *, module=None, qualname=None, type=None,
                    start=1, boundary=None)
```

Bases: Enum

**IN** = 'in'

**OUT** = 'out'

**INOUT** = 'inout'

```
class Port(*, name: str, direction: PortDirection, type: Logic | None = None)
```

Bases: object

This represents an external port of a HDL module that can be connected to other ports or constant values in a design.

**parent** : *Module*

The module definition that exposes this port

**name** : VariableName

**direction** : *PortDirection*

**type** : *Logic*

The type of this port. (Bit, BitStruct, LogicArray etc.)

```
class ReferencedPort(*, instance: ModuleInstance | None = None, io: _REFIO)
```

Bases: \_ReferencedIO[LogicSlice]

Represents a correctly typed reference to a port

```
class ReferencedInterface(*, instance: ModuleInstance | None = None, io: _REFIO)
```

Bases: \_ReferencedIO[Interface]

Represents a correctly typed reference to an interface

```
class ConstantConnection(source: _SRC, target: _TRG)
```

Bases: \_Connection[ElaboratableValue, ReferencedPort]

Represents a connection between a constant value and a port of a component

```
class PortConnection(source: _SRC, target: _TRG)
```

Bases: \_Connection[ReferencedPort, ReferencedPort]

Represents a connection between two ports of some components

**class** `InterfaceConnection`(*source*: `_SRC`, *target*: `_TRG`)

Bases: `_Connection`[`ReferencedInterface`, `ReferencedInterface`]

Represents a connection between two interfaces of some components

## 14.6 HDL Types

**class** `Dimensions`(*upper*: `~topwrap.model.misc.ElaboratableValue = <factory>`, *lower*:  
`~topwrap.model.misc.ElaboratableValue = <factory>`)

Bases: `object`

A pair of values representing bounds for a single dimension of a Logic type. Verilog examples: - `logic -> upper == lower == 0` - `logic[31:0] -> upper == 31, lower == 0` - `logic[0:64] -> upper == 0, lower == 64`

**upper** : `ElaboratableValue`

**lower** : `ElaboratableValue`

**class** `Logic`

Bases: `ABC`

An abstract class representing anything that can be used as a logical type for a port or a signal in a module.

**name** : `VariableName` | `None`

**parent** : `Logic` | `Port` | `InterfaceSignal` | `None`

The parent of this type. Can be either:

- **Logic** - e.g. if this is a `StructField` then its parent would be a `BitStruct`.
- **Port or InterfaceSignal** - in case this represents a top-level type definition for an IO.
- `None` - in case this is a standalone top-level type definition (e.g. `typedef struct`)

**abstract property size** : `ElaboratableValue`

All `Logic` subclasses should have an elaboratable size (the number of bits)

**property outer** : `Port` | `InterfaceSignal` | `None`

Recursively traverses through parents and returns the IO definition that uses this type if encountered.

**class** `LogicSlice`(\*, *logic*: `Logic`, *upper*: `ElaboratableValue` | `None = None`, *lower*:  
`ElaboratableValue` | `None = None`)

Bases: `object`

Represents a slicing operation on a logical type

**logic** : `Logic`

**property upper** : `ElaboratableValue`

Upper bound of the slice



**property lower** : *ElaboratableValue*

Lower bound of the slice

**class Bit**

Bases: *Logic*

A single bit type. Equivalent to `logic` or `logic[0:0]` type in Verilog.

**property size** : *ElaboratableValue*

All *Logic* subclasses should have an elaboratable size (the number of bits)

**class LogicArray**(\*, *dimensions*: list[*Dimensions*], *item*: *\_ArrayItemOrField*)

Bases: *Logic*, *Generic[\_ArrayItemOrField]*

A type representing a multidimensional array of logical elements.

**property size**

All *Logic* subclasses should have an elaboratable size (the number of bits)

**dimensions** : list[*Dimensions*]

**item** : *\_ArrayItemOrField*

**class Bits**(\*, *dimensions*: list[*Dimensions*])

Bases: *LogicArray*[*Bit*]

A multidimensional array of bits

**class StructField**(\*, *name*: str, *type*: *\_ArrayItemOrField*)

Bases: *Logic*, *Generic[\_ArrayItemOrField]*

A field in a *BitStruct*

**property size**

All *Logic* subclasses should have an elaboratable size (the number of bits)

**field\_name** : *VariableName*

**type** : *\_ArrayItemOrField*

**class BitStruct**(\*, *fields*: list[*StructField*[*Logic*]])

Bases: *Logic*

A complex structural type equivalent to a `struct { . . . }` construct in SystemVerilog.

**property size**

All *Logic* subclasses should have an elaboratable size (the number of bits)

**fields** : list[*StructField*[*Logic*]]

## 14.7 Interconnects

**class InterconnectParams**

Bases: object

Base class for parameters/settings specific to a concrete interconnect type

**class InterconnectManagerParams**

Bases: object

Base class for manager parameters specific to a concrete interconnect type

**class InterconnectSubordinateParams**(*address*: ~topwrap.model.misc.ElaboratableValue = <factory>, *size*: ~topwrap.model.misc.ElaboratableValue = <factory>)

Bases: object

Base class for subordinate parameters specific to a concrete interconnect type.

Transactions to addresses in range [self.address; self.address + self.size) will be routed to this subordinate.

**address** : *ElaboratableValue*

The start address of this subordinate in the memory map

**size** : *ElaboratableValue*

The size in bytes of this subordinate's address space

**class Interconnect**(\* , *name*: str, *clock*: ReferencedPort, *reset*: ReferencedPort, *params*: \_IPAR, *managers*: Mapping[ObjectId[ReferencedInterface], \_MANPAR], *subordinates*: Mapping[ObjectId[ReferencedInterface], \_SUBPAR])

Bases: ABC, Generic[\_IPAR, \_MANPAR, \_SUBPAR]

Base class for multiple interconnect generator implementations.

Interconnects connect multiple interface instances together in a many-to-many topology, combining multiple subordinates into a unified address space so that one or multiple managers can access them.

**parent** : *Design*

The design containing this interconnect

**name** : VariableName

**clock** : *ReferencedPort*

The clock signal for this interconnect

**reset** : *ReferencedPort*

The reset signal for this interconnect

**params** : \_IPAR

Interconnect-wide type-specific parameters

**managers** : dict[ObjectId[ReferencedInterface], \_MANPAR]

Manager interfaces controlling this interconnect described as a mapping between a referenced interface in a design and the type-specific manager configuration

**subordinates** : dict[*ObjectId*[*ReferencedInterface*], \_SUBPAR]

Subordinate interfaces subject to this interconnect described in the same format as managers

## 14.8 Miscellaneous

### exception `TranslationError`

Bases: `Exception`

Fatal error while translating between IR and other formats

### exception `RelationshipError`

Bases: `Exception`

Logic error of an IR hierarchy, like trying to double-assign a parent to an object

**set\_parent**(*child*: Any, *parent*: Any)

### `VariableName`

A placeholder for a future, possibly bounded type for IR object names. For example we may want to reduce possible names to only alphanumeric strings in the future.

### class `ModelBase`

Bases: `ABC`

This is a base class for all IR objects implementing common behavior that should be shared by all of them. Currently it only assigns them unique `ObjectId`s.

### class `ObjectId(obj: _T)`

Bases: `Generic[_T]`

Represents a runtime-unique id for an IR object that can always be resolved to that object and can be used as a dictionary key/set value.

**resolve()** → `_T`

Resolve this id to a concrete object instance

### class `ElaboratableValue(expr: int | str)`

Bases: `object`

A WIP class aiming to represent any generic value that can be resolved to a concrete constant during elaboration.

It should be able to e.g. reference multiple `Parameter`s by name and perform arbitrary arithmetic operations on them.

**value** : `str`

```
class DataclassRepr(*, load_default: ~typing.Any = <marshmallow.missing>, missing:
    ~typing.Any = <marshmallow.missing>, dump_default:
    ~typing.Any = <marshmallow.missing>, default: ~typing.Any =
    <marshmallow.missing>, data_key: str | None = None, attribute:
    str | None = None, validate: ~typing.Callable[[~typing.Any],
    ~typing.Any] | ~typing.Iterable[~typing.Callable[[~typing.Any],
    ~typing.Any]] | None = None, required: bool = False, allow_none:
    bool | None = None, load_only: bool = False, dump_only: bool =
    False, error_messages: dict[str, str] | None = None, metadata:
    ~typing.Mapping[str, ~typing.Any] | None = None,
    **additional_metadata)
```

Bases: Field

### Field

alias of `ElaboratableValue[ElaboratableValue]`

```
class Identifier(name: str, vendor: str = 'vendor', library: str = 'libdefault')
```

Bases: `ModelBase`

An advanced identifier of some IR objects that can benefit from storing more information than just their name. Based on the VLNV convention.

`name` : str

`vendor` : str = 'vendor'

`library` : str = 'libdefault'

`combined()` → str

```
class FileReference(file: Path, line: int, column: int)
```

Bases: object

A reference to a particular location in a text file on the filesystem

`file` : Path

`line` : int

`column` : int

```
class Parameter(*, name: str, default_value: ElaboratableValue | None = None)
```

Bases: `ModelBase`

Represents a parameter definition for a HDL module

`parent` : `Module`

`name` : `VariableName`

`default_value` : `ElaboratableValue` | None

If a value for this parameter was not provided during elaboration, this default will be used.

## WRAPPER

`Wrapper` is an abstraction over entities that have ports. Examples include IP cores written in Verilog/VHDL, cores written in Amaranth and hierarchical collections for these that expose some external ports.

Subclasses of this class have to supply an implementation of the property `get_ports()`, which has to return a list of all ports in the entity.

```
class Wrapper(*args, src_loc_at=0, **kwargs)
```

Base class for modules that want to connect to each other.

Derived classes must implement `get_ports` method that returns a list of `WrapperPort`'s - external ports of a class that can be used as endpoints for connections.

```
__init__(name: str)
```

```
get_port_by_name(name: str) → WrapperPort
```

Given port's name, return the port as `WrapperPort` object.

**Raises**

**ValueError** – If such port doesn't exist.

```
get_ports() → List[WrapperPort]
```

Return a list of external ports.

```
get_ports_of_interface(iface_name: str) → List[WrapperPort]
```

Return a list of ports of specific interface.


**Raises**

**ValueError** – if such interface doesn't exist.

## IPWRAPPER CLASS

`IPWrapper` provides an abstraction over a raw HDL source file. Instances of this class can be created from the loaded IP-core YAML description.

It creates an Amaranth Instance object during elaboration, referencing a particular HDL module and appears as a module instantiation in the generated top level. Ports and interfaces (lists of ports) can be retrieved via standard methods of `Wrapper`. These are instances of `WrapperPorts`.



```
class IPWrapper(*args, src_loc_at=0, **kwargs)
```

This class instantiates an IP in a wrapper to use its individual ports or grouped ports as interfaces.

```
__init__(yaml_path: Path, ip_name: str, instance_name: str, params={})
```

### Parameters

**yaml\_path: Path**  
path to the IP Core description yaml file

**ip\_name: str**  
name of the module to wrap


**instance\_name: str**  
name of this instance

**params={}**  
optional, HDL parameters of this instance

**get\_ports()** → List[*WrapperPort*]  
Return a list of all ports that belong to this IP.

## IPCONNECT CLASS

`IPConnect` provides the means of connecting ports and interfaces of objects that are subclasses of `Wrapper`. Since `IPConnect` is a subclass of `Wrapper` itself, this means that it also has IO - ports and interfaces, and that multiple `IPConnects` can have their ports and interfaces connected to each other (or other objects that subclass `Wrapper`).



Instances of `Wrapper` objects can be added to an `IPConnect` using `add_component()` method:

```
# create an IP wrapper
dma = IPWrapper('DMATop.yaml', ip_name='DMATop', instance_name='DMATop0')
ipc = IPConnect()
ipc.add_component("dma", dma)
```

Connections between cores can then be made with `connect_ports()` and `connect_interfaces()` based on names of the components and names of ports/interfaces:



```
ipc.connect_ports("comp1_port_name", "comp1_name", "comp2_port_name", "comp2_name  
↔")  
ipc.connect_interfaces("comp1_interface_name", "comp1_name", "comp2_interface_name  
↔", "comp2_name")
```

Setting ports or interfaces of a module added to `IPConnect` as external with `_set_port()` and `_set_interface()` and allows these ports/interfaces to be connected to other `Wrapper` instances.

```
ipc._set_port("comp1_name", "comp1_port_name", "external_port_name")  
ipc._set_interface("comp1_name", "comp1_interface_name", "external_interface_name  
↔")
```

This is done automatically in the `make_connections()` method when the design is built, based on the data from the YAML design description.

```
class IPConnect(*args, src_loc_at=0, **kwargs)
```

Connector for multiple IPs, capable of connecting their interfaces as well as individual ports.

```
__init__(name: str = 'ip_connector')
```

```
_connect_external_ports(internal: WrapperPort, external: WrapperPort)
```

Makes a pass-through connection - port of an internal module in `IPConnect` is connected to an external `IPConnect` port.

#### Parameters

**internal:** *WrapperPort*

port of an internal module of `IPConnect`

**external:** *WrapperPort*

external `IPConnect` port

```
_connect_internal_ports(port1: WrapperPort, port2: WrapperPort)
```

Connects two ports with matching directionality. Disallowed configurations are: - input to input - output to output - inout to inout All other configurations are allowed.

#### Parameters

**port1:** *WrapperPort*

1st port to connect

**port2:** *WrapperPort*

2nd port to connect

```
_connect_to_external_port(internal_port: str, internal_comp: str, external_port: str,  
external: DesignExternalPorts) → None
```

Connect internal port of a component to an external port

#### Parameters

**internal\_port:** *str*

internal port name in `internal_comp` to connect to `external_port`

**internal\_comp:** *str*

internal component name

**external\_port: str**  
external port name

**external: DesignExternalPorts**  
dictionary in the form of {"in": list, "out": list, "inout": list} containing port names specified as external in each of the three categories. All keys are optional and lack of a category implies an empty list

**\_set\_interface(comp\_name: str, iface\_name: str, external\_iface\_name: str) → None**  
Set interface specified by name as an external interface

#### Parameters

**comp\_name: str**  
name of the component - hierarchy or IP core

**iface\_name: str**  
interface name in the component

**external\_iface\_name: str**  
external name of the interface specified in "external" section

#### Raises

**ValueError** – if such interface doesn't exist

**\_set\_port(comp\_name: str, port\_name: str, external\_name: str) → None**  
Set port specified by name as an external port

#### Parameters

**comp\_name: str**  
name of the component - hierarchy or IP core

**port\_name: str**  
port name in the component

**external\_name: str**  
external name of the port specified in "external" section

#### Raises

**ValueError** – if such port doesn't exist

**add\_component(name: str, component: Wrapper) → None**  
Add a new component to this IPConnect, allowing to make connections with it

#### Parameters

**name: str**  
name of the component

**component: Wrapper**  
Wrapper object

**connect\_interfaces(iface1: str, comp1\_name: str, iface2: str, comp2\_name: str) → None**

Make connections between all matching ports of the interfaces

#### Parameters

**iface1: str**  
name of the 1st interface

**comp1\_name: str**  
name of the 1st IP

**iface2: str**  
name of the 2nd interface

**comp2\_name: str**  
name of the 2nd IP

#### Raises

**ValueError** – if any of the IPs doesn't exist

**connect\_ports**(**port1\_name: str**, **comp1\_name: str**, **port2\_name: str**, **comp2\_name: str**)  
→ None

Connect ports of IPs previously added to this Connector

#### Parameters

**port1\_name: str**  
name of the port of the 1st IP

**comp1\_name: str**  
name of the 1st IP

**port2\_name: str**  
name of the port of the 2nd IP

**comp2\_name: str**  
name of the 2nd IP

#### Raises

**ValueError** – if such IP doesn't exist

**get\_ports**() → list

Return a list of external ports of this module

**make\_connections**(**ports: DS\_PortsT**, **interfaces: DS\_InterfacesT**, **external: DesignExternalSection**) → None

Use names of port and names of ips to make connections

#### Parameters

**ports: DS\_PortsT**  
“ports” section in the YAML design specification

**interfaces: DS\_InterfacesT**  
“interfaces” section in the YAML design specification

**external: DesignExternalSection**  
“external” section in the YAML design specification

**make\_interconnect\_connections**(**interconnects: Dict[str, DesignSectionInterconnect]**,  
**external: DesignExternalSection**)

Connect subordinates and managers to their respective interfaces in the interconnect

#### Parameters

**interconnects:** Dict[str, DesignSectionInterconnect]  
“interconnects” section in the YAML design specification

**external:** DesignExternalSection  
“external” section in the YAML design specification

**set\_constant**(*comp\_name: str*, *comp\_port: str*, *target: int*) → None  
Set a constant value on a port of an IP

#### Parameters

**comp\_name:** str  
name of the IP or hierarchy

**comp\_port:** str  
name of the port of the IP or hierarchy

**target:** int  
int value to be assigned

#### Raises

**ValueError** – if such IP doesn’t exist

**validate\_inout\_connections**(*inouts: Collection[Tuple[str, str]]*)

Checks that all inout ports of any IP or hierarchy in the design are explicitly listed in the ‘external’ section.

#### Parameters

**inouts:** Collection[Tuple[str, str]]  
external.ports.inout section of the design description YAML

## ELABORATABLEWRAPPER CLASS

`ElaboratableWrapper` encapsulates an Amaranth's `Elaboratable` and exposes an interface compatible with other wrappers, allowing for making connections with them.

The supplied `elaboratable` must contain the `signature` property and a conforming interface as specified by the [Amaranth docs](#).

The names, directionality and widths of ports are inferred from it.

```
class ElaboratableWrapper(*args, src_loc_at=0, **kwargs)
```

Allows connecting an Amaranth's `Elaboratable` with other classes derived from `Wrapper`.

```
__init__(name: str, elaboratable: Elaboratable)
```

### Parameters

**name: str**  
name of this wrapper

**elaboratable: `Elaboratable`**  
Amaranth's `Elaboratable` object to wrap

**get\_ports()** → List[*WrapperPort*]  
Return a list of external ports.

**get\_ports\_hier()** → Mapping[str, Signal | Mapping[str, Signal | SignalMapping]]  
Maps `elaboratable`'s `Signature` to a nested dictionary of `WrapperPorts`. See `_gather_signature_ports` for more details.

## WRAPPER PORT

The class `WrapperPort` is an extension to Amaranth's `Signal`. It wraps a port, adding a new name and optionally slicing the signal. It adds these attributes:

```
WrapperPort.internal_name    # name of the port in internal source to be wrapped
WrapperPort.direction       # DIR_FANIN, DIR_FANOUT or DIR_NONE
WrapperPort.interface_name  # name of the group of ports (interface)
WrapperPort.bounds          # range of bits that belong to the port
                             # and the range which is sliced from the port
```

See *IP core port-slicing* to know more about bounds.

This is used in the `IPWrapper` class implementation and there should be no need to use `WrapperPort` individually.

**Warning:** `WrapperPort` is scheduled to be replaced in favor of Amaranth's `Signal` so it should not be used in any new functionality.

```
class WrapperPort(shape=None, src_loc_at=0, **kwargs)
```

```
    __init__(shape=None, src_loc_at=0, *, bounds: List[int], name: str, internal_name: str,
              interface_name: str | None = None, direction: PortDirection)
```

Wraps a port, adding a new name and optionally slicing the signal

### Parameters

**bounds: List[int]**

4-element list where: [0:1] - upper and lower bounds of reference signal, [2:3] - upper and lower bounds of internal port, which are either the same as reference port, or a slice of the reference port

**name: str**

a new name for the signal

**internal\_name: str**

name of the port to be wrapped/sliced

**interface\_name: str | None = None**

name of the interface the port belongs to

**direction: PortDirection**

one of `PortDirection`, e.g. `DIR_OUT`

**static like**(other, **\*\*kwargs**)

Creates a WrapperPort object with identical parameters as other object

**Parameters**

**other**

object to clone data from

**\*\*kwargs**

optional constructor parameters to override

## FUSESOCBUILDER

Topwrap supports generating FuseSoC .core files with `FuseSocBuilder`. The .core file contains information about source files and synthesis tools.

Generation of FuseSoC .core files is based on a Jinja template that defaults to `topwrap/templates/core.yaml.j2`, but can be overridden.

Here's an example of how to generate a simple project:

```
from topwrap.fuse_helper import FuseSocBuilder
fuse = FuseSocBuilder()

# add source of the IPs used in the project
fuse.add_source('DMATop.v', 'verilogSource')

# add source of the top file
fuse.add_source('top.v', 'verilogSource')

# specify the names of the core file and the directory where sources are stored
# generate the project
fuse.build('build/top.core', 'sources')
```

**Warning:** Default template in `topwrap/templates/core.yaml.j2` does not make use of resources added with `add_dependency()` or `add_external_ip()`, i.e. they won't be present in the generated core file.

### `class FuseSocBuilder(part)`

Use this class to generate a FuseSoC .core file

`__init__(part)`

`add_dependency(dependency: str)`

Adds a dependency to the list of dependencies in the core file

`add_external_ip(vlnv: str, name: str)`

Store information about IP Cores from Vivado library to generate hooks that will add the IPs in a TCL script.

`add_source(filename, type)`

Adds an HDL source to the list of sources in the core file



**add\_sources\_dir**(*sources\_dir*: Collection[Path], *core\_path*: Path)

Given a name of a directory, add all files found inside it. Recognize VHDL, Verilog, and XDC files.

**build**(*top\_name*: str, *core\_path*: Path, *sources\_dir*: Collection[Path] = [],  
*template\_name*: str | None = None)

Generate the final create .core file

#### Parameters

**sources\_dir**: Collection[Path] = []

additional directory with source files to add

**template\_name**: str | None = None

name of jinja2 template to be used, either in working directory, or bundled with the package. defaults to a bundled template

## INTERFACE DEFINITION

Topwrap uses *interface definition files* for its parsing functionality.

These are used to match a given set of signals that appear in the HDL source with signals in the interface definition.

*InterfaceDefinition* is defined as a `marshmallow_dataclass.dataclass` - this enables loading the YAML structure into Python objects and performs validation (that the YAML is in the correct format) and typechecking (that the loaded values are of the correct types).

```
class InterfaceDefinition(name: str, port_prefix: str, signals:  
    ~topwrap.interface.InterfaceDefinitionSignals = <factory>)
```

Interface described in YAML interface definition file

```
__init__(name: str, port_prefix: str, signals:  
    ~topwrap.interface.InterfaceDefinitionSignals = <factory>)
```

### Schema

alias of `InterfaceDefinition`

```
static get_builtins() → Dict[str, InterfaceDefinition]
```

Loads all builtin internal interfaces

### Returns

a dict where keys are the interface names and values are the `InterfaceDefinition` objects

```
get_interface_by_name(name: str) → InterfaceDefinition | None
```

Retrieve interface definition by its name

### Returns

*InterfaceDefinition* object, or `None` if there's no such interface

## CONFIG

The `Config` object stores configuration values. The global `topwrap.config.Config` object is used throughout the codebase to access the Topwrap configuration.

It is created by `ConfigManager` that reads the config files as defined in `topwrap.config.ConfigManager.DEFAULT_SEARCH_PATHS`, with local files taking precedence.

```
class Config(force_interface_compliance: bool | None = False, repositories: dict[str,  
             ~topwrap.resource_field.ResourceReferenceHandler] = <factory>,  
             kpm_build_location: str = '/github/home/.local/cache/topwrap/kpm_build')
```

Global topwrap configuration

```
__init__(force_interface_compliance: bool | None = False, repositories: dict[str,  
             ~topwrap.resource_field.ResourceReferenceHandler] = <factory>,  
             kpm_build_location: str = '/github/home/.local/cache/topwrap/kpm_build')
```

### Schema

alias of `Config`

```
class ConfigManager(search_paths: Sequence[Path] | None = None)
```

Manager used to load topwrap's configuration from files.

The configuration files are loaded in a specific order, which also determines the priority of settings that are defined differently in the files. The list of default search paths is defined in the `DEFAULT_SEARCH_PATH` class variable. Configuration files that are specified earlier in the list have higher priority and can overwrite the settings from the files that follow. The default list of search paths can be changed by passing a different list to the `ConfigManager` constructor.

```
__init__(search_paths: Sequence[Path] | None = None)
```

```
BUILTIN_DIR = <contextlib._GeneratorContextManager object>
```

## DEDUCING INTERFACES

This section describes how inferring interfaces works when using `topwrap parse` with `--iface-deduce`, `--iface` or `--use-yosys` options.

The problem can be described as: given a set of signals, infer what interfaces are present in this set and assign the signals to the appropriate interfaces. Interface names and types (AXI4, AXI Stream, Wishbone, etc.) are generally not provided in advance. The algorithm implemented in `Topwrap` works broadly as follows:

1. Split the given signal set into disjoint subsets of signals based on common prefixes in their names
2. For a given subset, try to pair each signal name (as it appears in the RTL) with the name of an interface signal (as it is defined in the specification of a particular interface). This pairing is called “a matching”, and matching with signals from all defined interfaces is tried.
3. For a given subset and matched interface, infer the interface direction (manager/subordinate) based on the direction of a signal in this set.
4. Compute the score for each matching, e.g. if signal names contain `cyc`, `stb` and `ack` (and possibly more) it’s likely that this set is a Wishbone interface. Among all interfaces, the interface that has the highest matching score is selected.

### 23.1 Step 1 - splitting ports into subsets

First, all ports of a module are grouped into disjoint subsets. Execution of this step differs based on the options supplied to `topwrap parse`:

- with `--iface` the user supplies `Topwrap` with interface names - ports with names starting with a given interface name will be put in the same subset.
- with `--use-yosys` grouping is done by parsing the RTL source with `yosys`, where ports have attributes in the form of `(* interface="interface_name" *)`. Ports with the same `interface_name` will be put in the same subset.
- with `--iface-deduce` grouping is done by computing longest common prefixes among all ports. This is done with the help of a **trie** and only allows prefixes that would split the port name on an underscore (e.g. in `under_score` valid prefixes are an empty string, `under` and `under_score`) or a camel-case word boundary (e.g. in `wordBoundary` valid prefixes are an empty string, `word` and `wordBoundary`). As with user-supplied prefixes, ports with names starting with a given prefix will be put in the same subset.

## 23.2 Step 2 - matching ports with interface signal names

Given a subset of ports from the previous step, this step tries to match a regexp from an interface definition YAML for a given interface signal to one of the port names and returns a collection of pairs: RTL port + interface port. For example, when matching against AXI4, a port named `axi_a_arvalid` should match to an interface port named `ARVALID` in the interface definition YAML.

This operation is performed for all defined interfaces for a given subset of ports. The overall result of this step is a collection of matchings. For most interfaces these matchings will be poor - e.g. `axi_a_arvalid` or other AXI4 signals won't match to most Wishbone interface signals, but an interface that a human would usually assign to a given set of signals will have most signals matched.

## 23.3 Step 3 - inferring interface direction

This step picks a representative RTL signal from a single signal matching from the previous step and checks its direction against direction of the corresponding interface signal in the interface definition YAML - if it's the same then it's a manager interface (since the convention in interface description files is to describe signals from the manager's perspective), otherwise it's a subordinate.

## 23.4 Step 4 - computing interface matching score

This step computes a score for each matching returned by Step 2. The score is based on the number of matched/unmatched optional/required signals in each matching.

Not matching some signals in a given group (from step 1.) is heavily penalized to encourage selecting an interface that "fits" a given group best. For example, AXI Lite is a subset of AXI4, so a set of signals that should be assigned AXI4 interface could very well fit the description of AXI Lite, but this mechanism discourages selecting such matching in favor of selecting the other.

Not matching some signals of a given interface (from interface description YAML) is also penalized. Inverting the previous example, a set of signals that should be assigned AXI Lite interface could very well fit the description of AXI4, but because it's missing a few AXI4 signals, selecting this matching is discouraged in favor of selecting the other.

### 23.4.1 High scoring function

A well-behaving scoring function should satisfy some properties to ensure that the best "fitting" interface is selected. To describe these we introduce the following terminology:

- `>/>=` should be read as "must have a greater/greater or equal/equal score than".
- Partial matching means matching where some RTL signals haven't been matched to interface signals, full matching means matching where all have been matched.

Current implementation when used with default config values satisfies these properties:

1. full matching with  $N+1$  signals matched (same type) `==` full matching with  $N$  signals matched (same type)

2. full matching with N signals matched (same type) > partial matching with N signals matched (same type)
3. partial matching with N+1 signals matched (same type) > partial matching with N signals matched (same type)
4. full matching with N+1 required, M+1 optional signals  $\geq$  full matching with N+1 optional, M optional signals  $\geq$  full matching with N required, M+1 optional signals  $\geq$  full matching with N required, M optional signals

Properties 2-4 generally ensure that interfaces with more signals matched are favored more than those with less signals matched. Property 1 follows from the current implementation and is not needed in all implementations.

Full details can be found in the implementation itself.

## VALIDATION OF DESIGN

One of topwrap features is to run validation on user's design which consists of series of checks for errors user may do while creating a design.

**class DataflowValidator**(*dataflow: Dict[str, Any]*)

The main class that contains all the validation checks. The purpose of validation is to check for common errors the user may make while creating the design and make sure the design can be saved in topwrap yaml format. These functions are called in two cases:

- 1) When there is a call from KPM for `dataflow_validate` (the user has clicked Validate in GUI)
- 2) When a user tries to save the design

**check\_connection\_to\_subgraph\_metanodes()** → *CheckResult*

Check for any connections to exposed subgraph metanode ports.

In this context:

- **Exposed port:** A port on a subgraph metanode that represents the interface of the subgraph to the external graph. It is visible and accessible from outside the subgraph.
- **Unexposed port:** An internal port on a subgraph metanode that is used for internal connections within the subgraph but is not accessible from the external graph.

These metanodes are meant to represent ports of subgraph nodes. Connections to these metanodes should only occur via the unexposed ports. Any connection to an exposed port is considered an error because such connections cannot be represented in the design.

**check\_duplicate\_metanode\_names()** → *CheckResult*

Check for duplicate names of external metanodes. The name of metanode is in "External Name" property. In design, these external metanodes are referenced by this name so if there are multiple metanodes with the same name it will not be possible to represent them, hence the error.

**check\_duplicate\_node\_names()** → *CheckResult*

Check for any duplicate IP instance names in the graph (graph represents a hierarchy level). This check prevents from creating multiple nodes with the same "instanceName" in a given graph, since this is invalid in design. There can be multiple nodes with the same "instanceName" in the whole design (on various hierarchy levels).

**check\_external\_in\_to\_external\_out\_connections()** → *CheckResult*

Check for connections between two external metanodes. In our design format (YAML), connections to external nodes are always represented as *port: external*, regardless of whether the *external* node is an input or output. Therefore, connections directly between two external metanodes cannot be represented within this format and are invalid by design.

**check\_inouts\_connections()** → *CheckResult*

Check for connections between ports where one of them has an *inout* direction. Return a warning if such connections exist because in Amaranth inout ports are automatically propagated to the top-level module. This forces us to make a quirky design decisions that have to work around this fact, such as inverting the way inout ports are connected in YAML description.

**check\_parameters\_values()** → *CheckResult*

Check if parameters in IP nodes are valid.

This check ensures users are informed of any errors in parameter definitions. While it is possible to save the design with invalid parameters (e.g. save to YAML), such a design cannot be successfully built into Verilog because integer widths of all parameters must be determined during the build process.

A parameter is considered valid if it meets any of the following conditions:

- It is an instance of `int`.
- It has a correct value format, e.g.: `16'h5A5A`.
- **It can be evaluated based on other parameters, e.g.:**
  - `ADDR_WIDTH: 32`
  - `DATA_WIDTH: ADDR_WIDTH/4` (evaluates to 8, which is valid).

**check\_port\_to\_multiple\_external\_metanodes()** → *CheckResult*

Check for ports that have connections to multiple external metanodes. Design schema allows only one connection between an IPcore/hierarchy port and an external metanode. The connection between the port and external metanode is a single entry, not a list that's why we can't add more connections.

**check\_unconnected\_ports\_interfaces()** → *CheckResult*

Check for unconnected ports or interfaces. This check helps identify any unconnected elements, warning the user about potential oversights or missed connections.

**check\_unnamed\_external\_metanodes\_with\_multiple\_conn()** → *CheckResult*

Check for external metanodes that are connected to more than one port and don't have a user-specified name. This is important to check because it is an undefined behavior when saving a design. Currently, when there is a connection to an unnamed metanode in design this metanode will have the name of the port it's connected to.

**validate\_kpm\_design()** → `Dict[str, List[str]]`

Run checks to validate the user-created design in KPM. Checks are designed to inform the user about errors present in his design that make it impossible to save and display warnings about potential issues in the design.

Each check returns the following class:



```
class CheckResult(check_name: str, status: MessageType, error_count: int = 0, message: str  
                  | None = None)
```

Return type of each validation check

#### Parameters

**check\_name : str**

Name of the check

**status : MessageType**

Check can be return one of three MessageTypes (OK, ERROR, WARNING)

- OK - this status is set when check was successful
- WARNING - check have failed but it is possible to represent the graph in design yaml
- ERROR - it is not possible to represent graph in design yaml

**error\_count : int**

Number of errors if status is not OK

**message : str | None**

Message describing errors

## 24.1 Tests for validation checks

Tests for the DataflowValidator class are done using various designs that are valid or have some errors in them with the goal to check everything validation functions can do.

Below are all the graphs that are used for testing.

### 24.1.1 Duplicate IP names

**dataflow\_duplicate\_ip\_names()**

Dataflow containing two IP cores with the same instance name. This is considered as not possible to represent in design yaml since we can't distinguish them.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.2 Invalid parameters' values

#### `dataflow_invalid_parameters_values()`

Dataflow containing an IP core with multiple parameters, but it's impossible to resolve the *INVALID NAME!!!*.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.3 Connection between external Metanodes

#### `dataflow_ext_in_to_ext_out_connections()`

Dataflow containing Metanode<->Metanode connection.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.4 Ports connected to multiple external Metanodes

#### `dataflow_ports_multiple_external_metanodes()`

Dataflow containing a port connected to two External Metanodes.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.5 Duplicate Metanode names

#### `dataflow_duplicate_metanode_names()`

Dataflow containing two External Output Metanodes with the same "External Name" value.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.6 Duplicate Metanode connected to interface

#### `dataflow_duplicate_external_input_interfaces()`

Dataflow containing two External Input Metanodes with the same name. Here connection is to interface instead of port as in the example above.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.7 Unnamed Metanodes

#### `dataflow_unnamed_metanodes()`

Dataflow containing unnamed External Input Metanode with multiple connections to it.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.8 Connection between two inout ports

#### `dataflow_inouts_connections()`

Dataflow containing a connection between two inout ports.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.9 Unconnected ports in subgraph node

#### `dataflow_unconn_hierarchy()`

Dataflow containing subgraph node with two unconnected interfaces.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.10 Connection of subgraph node to multiple External Metanodes

#### `dataflow_subgraph_multiple_external_metanodes()`

Dataflow containing subgraph node with connection to two External Output Metanodes.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.11 Connection to subgraph Metanode

#### `dataflow_conn_subgraph_metanode()`

Dataflow containing subgraph metanode with connection to exposed interface. It can be seen by selecting the “Edit Subgraph” on subgraph node.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.12 Complex hierarchy graph

#### `dataflow_complex_hierarchy()`

Dataflow containing many edge cases such as duplicate subgraph node names, stressing out the capabilities of saving a design.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 24.1.13 Duplicate IP cores in subgraph node

#### `dataflow_hier_duplicate_names()`

Dataflow containing subgraph node inside which are duplicate IP's.

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

EXAMPLES

---

**Note:** The basic usage of examples are explained in the *Getting started* section.

---

The examples provided with this project cover very simple designs through to complex fully synthesizable cores.

They are sorted by increasing levels of complexity and the number of used features, e.g.:

- 101: minimal base design
- 102: introduce user to parameters
- 103: introduce user to slicing
- 104: introduce user to interfaces
- 105: etc.

Developers are encouraged to create/add new examples in the same manner, as simple examples are used to teach how to use this tool and demonstrate its features. Real-world use cases are also welcome to show that the implementation is mature enough to handle practical designs.

## FUTURE PLANNED ENHANCEMENTS IN TOPWRAP

### 26.1 Library of open-source cores

Currently, users have to manually or semi-manually (e.g. through FuseSoC) supply all of the cores used in the design. In future, a repository of open-source cores that can be easily reused will be provided, allowing users to quickly put together designs from premade hardware blocks.

### 26.2 Support for hierarchical block designs in Topwrap's GUI

Topwrap supports creating hierarchical designs by manually writing the hierarchy in the design description YAML, while in future, this feature will be additionally supported in the GUI for visually organizing complex designs.

### 26.3 Support for parsing SystemVerilog sources

Information about IP cores is stored in *IP description files*. These files can be generated automatically from HDL source files - currently Verilog and VHDL are supported. In a future release, Topwrap will also provide the possibility of generating YAMLS from SystemVerilog.

## OTHER POSSIBLE IMPROVEMENTS

### 27.1 Ability to produce top-level wrappers in VHDL

Topwrap currently uses Amaranth to generate top-level designs in Verilog. We would also like to add the ability to produce such designs in VHDL.

### 27.2 Bus management

Another feature that could be introduced is allowing users to create full-featured designs with processors by providing proper support for bus management.

This should include features such as:

- the ability to specify the address of a peripheral device on the bus
- support for the most popular buses (AXI, TileLink, Wishbone)

This will require writing or creating bus arbiters (round-robin, crossbar) and providing a mechanism for connecting manager(s) and subordinate(s) together. As a result, the user would be able to create complex SoCs directly in Topwrap.

Currently, only experimental support for `Wishbone with a round-robin arbiter` is available.

### 27.3 Improve the process of recreating a design from a YAML file

One of the main features supported by Topwrap and the GUI is exporting and importing user-created designs, both to or from a *design description* YAML. However, during these conversions, information about the position of user-added nodes is not preserved. This is cumbersome in the case of complicated designs since the imported nodes are not retained in the most optimal positions.

Therefore, one of our objectives is to provide a convenient way of creating and restoring user-created designs in the GUI, so that the node positions are retained.

## 27.4 Deeper integration with other tools

Topwrap can build designs, but testing and synthesis rely on the user - they have to automate this process themselves (e.g. with makefiles). To improve the usability of Topwrap, a potential area of improvement is to integrate tools for synthesis, simulation and co-simulation (with e.g. **Renode** with Topwrap, accessible through scripts. Some could be pre-packaged with Topwrap (e.g. simulation with Verilator, synthesis with Vivado).

It could also be possible to invoke these from the GUI by adding custom buttons or through the integrated terminal.

## 27.5 Provide a way to parse HDL sources from the GUI level

Another issue related to HDL parsing is that the user has to manually parse HDL sources to obtain the IP core description YAMLS. These files then need to be provided as command-line parameters when launching the Topwrap GUI client application. Therefore, we aim to provide a way of parsing HDL files directly from the GUI.



## USING KPM IFRAMES INSIDE DOCS

It is possible to use the `kpm_iframe` Sphinx directive to embed KPM directly inside a doc.

### 28.1 Usage

```
```${kpm_iframe}
:spec: <KPM specification .json file URI>
:dataflow: <KPM dataflow .json file URI>
:preview: <a Boolean value specifying whether this KPM should be started in_
↪ preview mode>
:height: <a string CSS height property that sets the `height` of the iframe>
:alt: <a custom alternative text used in the PDF documentation instead of the_
↪ default one>
```
```

URI represents either a local file from sources that are copied into the build directory, or a remote resource.

All parameters in this directive are optional.

### 28.2 Tests

#### 28.2.1 Use remote specification

---

**Note:** The graph below is supposed to be empty.

It doesn't load a dataflow, only a specification that provides IP-cores to the Nodes browser on the sidebar.

---

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 28.2.2 Use local files

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 28.2.3 Open in preview mode

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 28.2.4 Use a custom alt text

---

**Note:** The alternative text is visible instead of the iframe in the PDF version of this documentation.

---

**Note:** This diagram showcases the block design of the "hierarchy" example

## EXAMPLES FOR INTERNAL REPRESENTATION

There are four examples in `examples/ir_examples` showcasing specific features of Topwrap which we want to take into consideration while creating the new internal representation.

### 29.1 Simple

This is a simple non-hierarchical example that uses two IPs. Inside, there are two LFSR RNGs constantly generating pseudorandom numbers on their outputs. They are both connected to a multiplexer that selects which generator's output should be passed to the `rnd_bit` external output port. The specific generator is selected using the `sel_gen` input port.

This example features:

- IP core parameters
- variable width ports

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

### 29.2 Interface

This is another simple example using two IPs, this time with an interface. The design consists of a streamer IP and a receiver IP. They both are connected using the AXI4Stream interface. The receiver then passes the data to an external inout port.

This example features:

- usage of interface ports
- port slicing
- constant value connected to a port
- an Inout port

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

---

## 29.3 Hierarchical

This is an example of a hierarchical design. The top-level features standard external ports `clk` and `rst`, a `btn` input that represents an input from a physical button, and `disp0..2` outputs that go to an imaginary 3-wire-controlled display. All these ports are connected to a processing hierarchy `proc`. Inside this hierarchy we can see the `btn` input going into a “debouncer” IP, its output going into a 4-bit counter, the counter’s sum arriving into an encoder as the input number, and the display outputs from the encoder further lifted to the parent level. The encoder itself is a hierarchy, though an empty one with only the ports defined. The 4-bit counter is also a hierarchy that can be further explored. It consists of a variable width adder IP and a flip-flop register IP.

This example features:

- hierarchies of more than one depth

**Note:** An interactive KPM frame, where you can explore the block design for this section, is available here in the HTML version of this documentation.

## 29.4 Interconnect

This is an example of our interconnect generation feature. The design features 3 IP cores: a memory core (`ips/mem.yaml`), a digital signal processor (`ips/dsp.yaml`) and a CPU (`ips/cpu.yaml`). All of them are connected to a wishbone interconnect where both the CPU and an external interface `ext_manager` act as managers and drive the bus. DSP and MEM are subordinates, one available at address `0x0`, the other at `0x10000`.

Note that while this specific example uses a “`wishbone_roundrobin`” interconnect, we still aim to support other types of them in the future. Each one will have its own schema for the “`params`” section so make sure not to hardcode the parameters’ keys or values.

This example features:

- usage of interface ports
- interconnect usage

---

**Note:** No KPM example for this one since interconnects are still irrepresentable in it.

---

## 29.5 Other

Something that was not taken into account previously, because we don’t support it yet, and it’s impossible to represent in either format, is a feature/syntax that would allow us to dynamically change the collection of ports/interfaces an IP/hierarchy has. Similarly to how we can control the width of a port using a parameter (like in the “`simple`” example).

## IP-XACT FORMAT

This document is an exploration of the [IP-XACT format](#).

All IP-XACT elements generated for the IR examples are located under `examples/ir_examples/[example]/ipxact/antmicro.com/[example]` where `antmicro.com/[example]` represents the [vendor/library](#). They all conform to the 2022 version.

### 30.1 General observations

#### 30.1.1 VLNV

The IP-XACT format enforces the usage of VLNV (vendor, library, name, version) for every single design and component.

```
<ipxact:vendor>antmicro.com</ipxact:vendor>
<ipxact:library>simple</ipxact:library>
<ipxact:name>lfsr_gen</ipxact:name>
<ipxact:version>1.2</ipxact:version>
```

For now, Topwrap can only reliably handle the name value, while vendor and version are not used anywhere and their concept is unrecognised in the codebase. Arguably, library could be represented by the name of a user repository.

Special consideration needs to be taken for these values, as the XML schema defines specific allowed characters for some fields, while Topwrap doesn't sanity-check any fields that accept custom names.

**Warning:** Later in this document this group of four tags will be represented by `<VLNV... />` to avoid repetition.

### 30.1.2 Multiple versions

There are many versions of the IP-XACT schema, as [visible here](#), on the official page of Accellera - developers of the format.

Version before 2014 and after 2014 use two different XML namespaces for the tags, respectively: spirit: and ipxact:.

Vivado seemingly only supports the 2009(!) specification version.

This means the discrepancies between different versions and incompatibilities between tools must be taken into account.

There are [official XSLT templates](#) (bottom of the page) available that can convert any IP-XACT .xml file one version up, using an xslt tool like [xsltproc](#).

### 30.1.3 Design structure

The IP-XACT format revolves mainly around “components”. This is something that is closest to our IPCoreDescription class and its respective YAML schema:

```
<?xml version="1.0" encoding="UTF-8"?>
<ipxact:component>
  <VLNV... />
  <ipxact:model>
    <ipxact:instantiations>
      <ipxact:componentInstantiation>
        <ipxact:moduleParameters>
          ...
        </ipxact:moduleParameters>
      </ipxact:componentInstantiation>
    </ipxact:instantiations>
    <ipxact:ports>
      ...
    </ipxact:ports>
  </ipxact:model>
  <ipxact:parameters>
    ...
  </ipxact:parameters>
</ipxact:component>
```

A singular component represents a black-box, with the outside world seeing only its ports, buses and parameters. In order to represent its inner design there needs to be a separate design XML file:

```
<?xml version="1.0" encoding="UTF-8"?>
<ipxact:design>
  <VLNV... />
  <ipxact:componentInstances>
    ...
  </ipxact:componentInstances>
  <ipxact:adHocConnections>
```

(continues on next page)

(continued from previous page)

```

        <ipxact:adHocConnection>
            <ipxact:name>gen2_gen_out_to_two_mux_gen2</ipxact:name>
            <ipxact:portReferences>
                <ipxact:internalPortReference_
↳componentInstanceRef="ip1" portRef="port1"/>
                <ipxact:internalPortReference_
↳componentInstanceRef="ip2" portRef="port1"/>
            </ipxact:portReferences>
        </ipxact:adHocConnection>
        ...
    </ipxact:adHocConnections>
</ipxact:design>

```

which later *is attached* to the component description under the instantiations section, thus making the design an optional property of a module/component.

To describe a top-level wrapper you need both its description as a component, where the external IO is defined, and its design file that describes what other IPs are incorporated by this wrapper.

### 30.1.4 Parameter passing

IP-XACT introduces a distinction between parameters of a component, and module parameters of the component's instantiation.

This allows most IP-XACT objects to accept parameters that are only internal to them and are unrelated to the potentially generated RTL. In order to define RTL module parameters, you need to specify them under two separate sections.

Below is an example of defining a paramWIDTH parameter with default value of 64 in a component that gets realised in Verilog as parameter WIDTH = 64;;

Take note of the top-level <ipxact:parameters> tag and the <ipxact:moduleParameters> tag of the component instantiation.

```

<ipxact:instantiations>
    <ipxact:componentInstantiation>
        <ipxact:name>rtl</ipxact:name>
        <ipxact:displayName>rtl</ipxact:displayName>
        <ipxact:language>Verilog</ipxact:language>
        <ipxact:moduleParameters>
            <ipxact:moduleParameter>
                <ipxact:name>WIDTH</ipxact:name>
                <ipxact:displayName>WIDTH</ipxact:displayName>
                <ipxact:value>paramWIDTH</ipxact:value>
            </ipxact:moduleParameter>
        </ipxact:moduleParameters>
    </ipxact:componentInstantiation>
</ipxact:instantiations>
<ipxact:parameters>
    <ipxact:parameter parameterId="paramWIDTH" resolve="user" type="longint">

```

(continues on next page)

(continued from previous page)

```
<ipxact:name>paramWIDTH</ipxact:name>
<ipxact:displayName>paramWIDTH</ipxact:displayName>
<ipxact:value>64</ipxact:value>
</ipxact:parameter>
</ipxact:parameters>
```

In Topwrap, all IP parameters do get realised in the generated Verilog and there is no notion of internal parameters.

### 30.1.5 File sets

Each component in IP-XACT can contain an `ipxact:fileSets` section. This is a very exhaustive section about one or more groups of *files* that this component depends on. The type and purpose of every such file is marked, e.g: `verilogSource`.

```
<ipxact:fileSets>
  <ipxact:fileSet>
    <ipxact:name>fs-rtl</ipxact:name>
    <ipxact:file>
      <ipxact:name>../RTL/transmitter.v</ipxact:name>
      <ipxact:fileType>verilogSource</ipxact:fileType>
      <ipxact:logicalName>transmitter_lib</ipxact:logicalName>
    </ipxact:file>
  </ipxact:fileSet>
</ipxact:fileSets>
```

This concept currently only exists as a `--sources` CLI flag for `topwrap build` where all HDL sources are plainly forwarded to the FuseSoC `.core`. There is no notion of other file dependencies inside IP Core description YAMLS.

### 30.1.6 Vendor extensions

The IP-XACT format allows storing completely custom data inside most of the tags using the `<ipxact:vendorExtensions>` group. Topwrap could use them to store additional data about the IPs or designs.

Example theoretical vendor extensions:

```
<ipxact:vendorExtensions>
  <topwrap:interconnectType>wishbone</topwrap:interconnectType>
  <topwrap:kpm_position x="600" y="180" />
  <topwrap:repo>builtin</topwrap:repo>
</ipxact:vendorExtensions>
```



### 30.1.7 Catalogs

Catalogs describe the location and the VLNV identifier of other IP-XACT elements such as components, designs, buses etc. in order to manage and allow access to collections of IP-XACT files. In most cases defining a catalog is not required as all necessary files are automatically located by the used tool.

```
<ipxact:catalog>
  <VLNV... />
  <ipxact:components>
    <ipxact:ipxactFile>
      <ipxact:vlnv vendor="antmicro.com" library="simple" name="lfsr"
↪version="1.0" />
      <ipxact:name>./antmicro.com/simple/lfsr/lfsr.1.0.xml</ipxact:name>
    </ipxact:ipxactFile>
  </ipxact:components>
  <ipxact:busDefinitions>
    ...
  </ipxact:busDefinitions>
  ...
</ipxact:catalog>
```

## 30.2 Simple example

This is the simplest IP-XACT example as it contains only plain IP cores with standalone ports, and parameters.

### 30.2.1 Instance names

Since Topwrap doesn't verify any user-defined names, an accidental creation of a `2mux.yaml` IP Core named `2mux_compressor` instantiated with a `2mux` name, was possible in the YAML format. Many environments, IP-XACT included, don't actually allow users to start custom names with a number. The instance name of `2mux` had to be changed to `two_mux` for this purpose.

### 30.2.2 Parameters

The special syntax of IP-XACT parameters is mostly explained in the *Parameter passing* section.

#### Variable widths

If you look at either `ips/2mux.yaml` or `ips/lfsr_gen.yaml` you'll see that there are ports with widths defined by the parameters inside an arithmetic expression:

```
# ips/2mux.yaml
out:
  - [out, OUT_WIDTH-1, 0]
```

This is easily realisable in IP-XACT because just like our port widths, they also accept arbitrary arithmetic expressions that can reference other parameters inside them:

```
<ipxact:port>
  <ipxact:name>out</ipxact:name>
  <ipxact:wire>
    <ipxact:direction>out</ipxact:direction>
    <ipxact:vectors>
      <ipxact:vector>
        <ipxact:left>paramOUT_WIDTH - 1</ipxact:left>
        <ipxact:right>0</ipxact:right>
      </ipxact:vector>
    </ipxact:vectors>
  </ipxact:wire>
</ipxact:port>
```

### 30.2.3 Duality of the design description

The design of the *Simple* example is defined (from the Topwrap’s perspective) purely in the design.yaml file. This is not so simple in IP-XACT, see *Design structure*.

Mostly this means that the “external” section of our design YAML lands in its own component/IP file and the connections and module instances in a separate one that is attached to the component file as a “design instantiation”.

The generated top-level component for this example and its design (top.design.1.0.xml) are located inside the top directory in the IP-XACT library.

Additionally a “design configuration” file is generated that contains additional configuration information for the main design file. Not much is specified there for this example though.

So finally the original design.yaml ends up becoming 3 interconnected .xml files in IP-XACT.

### 30.2.4 Connections

Port connections between IP cores, and IP cores and externals are all specified in the XML design file. There isn’t much special about them, they are represented very similarly to our design description yaml connections:

```
<ipxact:adHocConnection>
  <ipxact:name>gen2_gen_out_to_two_mux_gen2</ipxact:name>
  <ipxact:portReferences>
    <ipxact:internalPortReference componentInstanceRef="gen2" portRef="gen_out
↔"/>
    <ipxact:internalPortReference componentInstanceRef="two_mux" portRef="gen2
↔"/>
  </ipxact:portReferences>
</ipxact:adHocConnection>
```

## 30.3 Interface example

The key thing about this example is that it uses an interface connection (AXI 4 Stream) between two IPs, an inout port, a constant value supplied to a port and *Port slicing*.

### Info

An interface is a named, predefined collection of logical signals used to transfer information between different IPs or other building blocks. Common interface types include: Wishbone, AXI, AHB, and more.

Topwrap, like SystemVerilog, refers to this concept as an “interface”.

IP-XACT refers to the same concept as a “bus”.

### 30.3.1 Bus definitions

Custom interfaces in Topwrap are defined using *Interface description files*.

Custom interfaces are well recognized and supported in IP-XACT. They are represented by two files, a “bus definition” that defines the existence of the interface/bus itself, its name and configurable parameters; and an “abstraction definition” that defines the logical signals of the interface.

It’s possible to have more than one abstraction definition for a given bus definition.

Often times the necessary definitions for a given interface are already publicly available. For example, the IP-XACT bus definitions of all ARM AMBA interfaces are available [here](#) in the 2009 version of IP-XACT. For this document, they were up-converted to the 2022 version with the help of *XSLT templates*.

### Format

If not, a custom definition has to be created. Starting with the bus definition:

```
<ipxact:busDefinition>
  <VLNV... />
  <ipxact:description>This is the AXI4Stream stream bus definition.</
↔ipxact:description>
  <ipxact:directConnection>true</ipxact:directConnection>
  <ipxact:isAddressable>>false</ipxact:isAddressable>
</ipxact:busDefinition>
```

VLNV entries and description are both present at the start, like in all other IP-XACT definitions. Then there are two configuration booleans:

- `<ipxact:directConnection>` decides if this bus allows direct connection between a manager/initiator and subordinate/targets. Important for “asymmetric buses such as AHB”.
- `<ipxact:isAddressable>` decides if this bus is addressable using the address space of the manager side of the bus. e.g. true for AXI4, false for AXI4Stream.

Then to specify the logical signals of the interface, an abstraction definition has to be created:

```

<ipxact:abstractionDefinition>
  <VLNV... />
  <ipxact:description>This is an RTL Abstraction of the AMBA4/AXI4Stream</
↳ipxact:description>
  <ipxact:busType vendor="amba.com" library="AMBA4" name="AXI4Stream"
↳version="r0p0_1"/>
  <ipxact:ports>
    <ipxact:port>
      <ipxact:logicalName>TREADY</ipxact:logicalName>
      <ipxact:description>indicates that the Receiver can
↳accept a transfer in the current cycle.</ipxact:description>
      <ipxact:wire>
        <ipxact:onInitiator>
          <ipxact:presence>optional</
↳ipxact:presence>
          <ipxact:width>1</ipxact:width>
          <ipxact:direction>in</ipxact:direction>
        </ipxact:onInitiator>
        <ipxact:onTarget>
          <ipxact:presence>optional</
↳ipxact:presence>
          <ipxact:width>1</ipxact:width>
          <ipxact:direction>out</ipxact:direction>
        </ipxact:onTarget>
        <ipxact:defaultValue>1</ipxact:defaultValue>
      </ipxact:wire>
    </ipxact:port>
  </ipxact:ports>
</ipxact:abstractionDefinition>

```

This is a fragment of the TREADY signal definition of the AXI 4 Stream interface.

There's the classic VLNV + Description combo at the start, then the associated bus definition is referenced and lastly the signals of the interface are defined.

In IP-XACT, unlike in Topwrap, you can specify different options for signals on both the manager and the subordinate separately, importantly a signal can be required on one side of the bus while being optional on the other. This is currently impossible to represent in Topwrap. The width specification and the default value are not supported either by Topwrap.

Moreover, unlike in Topwrap, in IP-XACT the clock and reset signals are also specified in the definition alongside other signals. They are however marked with special qualifiers that distinguish their roles and enforce certain behaviours.

Example qualifiers:

```

<ipxact:wire>
  <ipxact:qualifier>
    <ipxact:isClock>true</ipxact:isClock>
    <ipxact:isReset>true</ipxact:isReset>
  </ipxact:qualifier>
</ipxact:wire>

```

## Info

While Topwrap uses the manager and subordinate terms to refer to the roles an IP can assume in the bus connection, IP-XACT pre-2022 uses master, slave and IP-XACT 2022-onwards uses initiator and target respectively.

## Interface deduction

Topwrap supports specifying both a regex for each signal and the port prefix for the entire interface in order to *automatically group raw ports* from HDL sources into interfaces. None of that is possible to represent in IP-XACT, though this information can be stored anyways using *Vendor extensions*.

### 30.3.2 Bus instantiation

To use the bus inside a component definition you have to:

- Add all the physical ports that will get used as the bus signals just like regular *ad-hoc ports*
- Map these physical ports to logical ports of the interface

## The portMap format

```

interfaces:
  io:
    type: AXI4Stream
    mode: subordinate
    signals:
      in:
        TDATA: [dat_i, 31, 0]
  
```

This fragment of *Design description* would translate to the below IP-XACT description, assuming the dat\_i signal was previously defined in the ad-hoc ports section.

```

<ipxact:busInterfaces>
  <ipxact:busInterface>
    <ipxact:name>io</ipxact:name>
    <ipxact:busType vendor="amba.com" library="AMBA4" name="AXI4Stream"
↪version="r0p0_1"/>
    <ipxact:abstractionTypes>
      <ipxact:abstractionType>
        <ipxact:abstractionRef vendor="amba.com" library="AMBA4" name=
↪"AXI4Stream_rtl" version="r0p0_1"/>
      <ipxact:portMaps>
        <ipxact:portMap>
          <ipxact:logicalPort>
            <ipxact:name>TDATA</ipxact:name>
          </ipxact:logicalPort>
        </ipxact:portMap>
      </ipxact:portMaps>
    </ipxact:abstractionType>
  </ipxact:abstractionTypes>
</ipxact:busInterface>
</ipxact:busInterfaces>
  
```

(continues on next page)

(continued from previous page)

```

        <ipxact:physicalPort>
            <ipxact:name>dat_i</ipxact:name>
        </ipxact:physicalPort>
    </ipxact:portMap>
</ipxact:portMaps>
</ipxact:abstractionType>
<ipxact:abstractionTypes>
    <ipxact:target/>
</ipxact:busInterface>
</ipxact:busInterfaces>

```

The `<ipxact:busInterfaces>` tag is a direct child of the top-level `<ipxact:component>` tag.

*Port slicing* is supported as well:

```

<ipxact:physicalPort>
    <ipxact:name>ctrl_i</ipxact:name>
    <ipxact:partSelect>
        <ipxact:range>
            <ipxact:left>4</ipxact:left>
            <ipxact:right>4</ipxact:right>
        </ipxact:range>
    </ipxact:partSelect>
</ipxact:physicalPort>

```

### 30.3.3 Inout ports

This example contains an external inout port raised from one of the IPs. While the *Topwrap syntax* for specifying inout ports in a design is a bit awkward, in IP-XACT inout ports are represented just like ports with other directions.

### 30.3.4 Constant assignments

This example also features a constant value (2888) assigned to the noise port of the receiver IP instead of any wire. In IP-XACT this is done similarly to *Connections*:

```

<ipxact:adHocConnection>
    <ipxact:name>receiver_0_noise_to_tiedValue</ipxact:name>
    <ipxact:tiedValue>2888</ipxact:tiedValue>
    <ipxact:portReferences>
        <ipxact:internalPortReference componentInstanceRef="receiver_0" portRef=
↪"noise"/>
    </ipxact:portReferences>
</ipxact:adHocConnection>

```

Additionally, the `tiedValue` can be given by an arithmetic expression that resolves to a constant value.

## 30.4 Hierarchical example

The hierarchical example features deeply nested hierarchies. The purpose of a hierarchical design is to group together into separate levels/modules, connections that could just as well be realised flatly in the top-level.

In Topwrap, all hierarchies are specified in the respective *design description file* YAML using a special syntax that allows multiple design descriptions to be nested together in a single file.

IP-XACT has no notion of any special syntax for hierarchies, because it doesn't need to. Due to the *architecture of design XMLs* being extensions to component XMLs, it's possible to just generate a component+design pair for every hierarchy and connect them just as if they were regular IPs that happen to have a design available alongside them. This is exactly what was done to represent this example.

## 30.5 Interconnect example

This example features the *Interconnect generation* functionality of Topwrap.

Specifying interconnects in the Topwrap design description implies dynamic generation of necessary arbiters and bus components during build-time using parameters defined under the interconnect instance key.

IP-XACT doesn't support such functionality because it's just a file format and it doesn't necessarily have any dynamic code associated with it.

Conversion from Topwrap -> IP-XACT should probably just generate the interconnect bus component with the required amount of manager and subordinate ports and package it alongside the generated RTL implementation of routers and arbiters.

Reverse conversion (from the concrete generated IP-XACT interconnect to Topwrap's interconnect entry) is probably impossible, we can't know the interconnect specifics to know which type to pick after it's already generated. However, all this necessary information could be stored in a vendor extension.

### 30.5.1 The interconnect component

The generated interconnect is located in `./antmicro.com/interconnect/interconnect/wishbone_interconnect1.xml`. As mentioned, it has just enough interface ports to connect the two specified managers and two subordinates.

The Wishbone interface definition from `opencores.org` was used.

The main difference that differentiates the interconnect component from raw interface connections like in the *Interface example* is the explicit definition and mapping of the address space with the `<ipxact:addressSpaces>` tag and assignment of each manager port to one or more subordinates.

The extensions used in the bus instance element in the component definition. Focus on the `ipxact:addressSpaceRef` tag where the base address of this subordinate is specified:

```

<ipxact:busInterface>
  <ipxact:name>target_1</ipxact:name>
  <ipxact:busType vendor="opencores.org" library="interface" name="wishbone"
↪version="b4"/>
  <ipxact:abstractionTypes>
    ...
  </ipxact:abstractionTypes>
  <ipxact:initiator>
    <ipxact:addressSpaceRef addressSpaceRef="address">
      <ipxact:baseAddress>'h10000</ipxact:baseAddress>
    </ipxact:addressSpaceRef>
  </ipxact:initiator>
</ipxact:busInterface>

```

The extension used at the top-level in the component definition to map the address space:

```

<ipxact:addressSpaces>
  <ipxact:addressSpace>
    <ipxact:name>address</ipxact:name>
    <ipxact:range>2**32/8-1</ipxact:range>
    <ipxact:width>8</ipxact:width>
    <ipxact:segments>
      <ipxact:segment>
        <ipxact:name>mem</ipxact:name>
        <ipxact:addressOffset>'h0</ipxact:addressOffset>
        <ipxact:range>'hFFFF+1</ipxact:range>
      </ipxact:segment>
      <ipxact:segment>
        <ipxact:name>dsp</ipxact:name>
        <ipxact:addressOffset>'h10000</ipxact:addressOffset>
        <ipxact:range>'hFF+1</ipxact:range>
      </ipxact:segment>
    </ipxact:segments>
    <ipxact:addressUnitBits>8</ipxact:addressUnitBits>
  </ipxact:addressSpace>
</ipxact:addressSpaces>

```

The assignment of a manager port to specified subordinates(targets):

```

<ipxact:busInterface>
  <ipxact:name>manager0</ipxact:name>
  <ipxact:busType vendor="opencores.org" library="interface" name="wishbone"
↪version="b4"/>

  <ipxact:target>
    <ipxact:transparentBridge initiatorRef="target_0"/>
    <ipxact:transparentBridge initiatorRef="target_1"/>
  </ipxact:target>
</ipxact:busInterface>

```



## 30.5.2 External interface

In the Topwrap definition of this example, a wishbone\_passthrough IP core is used in order to allow the external interface to be connected as a manager to the interconnect. This is due to limitations of the schema and the fact that under the managers key Topwrap expects the IP instance name with the specified manager port, completely disregarding the possibility of it being external.

## 30.6 Other features

### 30.6.1 Dynamic number of ports/interfaces based on a parameter

This is not possible in IP-XACT. All ports/interfaces and connections need to be explicitly defined. While the amount of bits in a port can vary based on a parameter value, as was presented in *Variable widths*, higher level concepts such as the number of ports cannot.

## 30.7 Conclusion

In most aspects IP-XACT is a superset of what's possible to describe in Topwrap, making the Topwrap -> IP-XACT conversion pretty trivial.

Syntax impossible to represent natively in IP-XACT such as:

- Abstract interconnects without concrete implementation
- Interface signal name regexes and port prefixes (see *Interface deduction*)

can even if not implemented, be at least preserved using *Vendor extensions*.

Other visible issue for this conversion are:

- *VLN* being mandatory for IP-XACT files, but Topwrap containing only the name information
- Lack of input sanitization of string fields on Topwrap's side

On the other hand, the conversion from a generic IP-XACT file to Topwrap's internal representation may prove more tricky and definitely suffer from information loss as the IP-XACT format is packed with more features and elements that are not exactly useful for our purposes and were not even mentioned in this document at all.

## PYTHON MODULE INDEX

### t

- `topwrap.backend.backend`, [46](#)
- `topwrap.frontend.frontend`, [46](#)
- `topwrap.model.connections`, [51](#)
- `topwrap.model.design`, [48](#)
- `topwrap.model.hdl_types`, [52](#)
- `topwrap.model.interconnect`, [54](#)
- `topwrap.model.interface`, [49](#)
- `topwrap.model.misc`, [55](#)
- `topwrap.model.module`, [47](#)

## Symbols

- `__init__()` (*Config method*), 71
  - `__init__()` (*ConfigManager method*), 71
  - `__init__()` (*ElaboratableWrapper method*), 65
  - `__init__()` (*FuseSocBuilder method*), 68
  - `__init__()` (*IPConnect method*), 61
  - `__init__()` (*IPWrapper method*), 58
  - `__init__()` (*InterfaceDefinition method*), 70
  - `__init__()` (*Wrapper method*), 57
  - `__init__()` (*WrapperPort method*), 66
  - `_connect_external_ports()` (*IPConnect method*), 61
  - `_connect_internal_ports()` (*IPConnect method*), 61
  - `_connect_to_external_port()` (*IPConnect method*), 61
  - `_set_interface()` (*IPConnect method*), 62
  - `_set_port()` (*IPConnect method*), 62
- A**
- `add_component()` (*Design method*), 49
  - `add_component()` (*IPConnect method*), 62
  - `add_connection()` (*Design method*), 49
  - `add_dependency()` (*FuseSocBuilder method*), 68
  - `add_external_ip()` (*FuseSocBuilder method*), 68
  - `add_interconnect()` (*Design method*), 49
  - `add_interface()` (*Module method*), 48
  - `add_parameter()` (*Module method*), 48
  - `add_port()` (*Module method*), 48
  - `add_reference()` (*Module method*), 48
  - `add_source()` (*FuseSocBuilder method*), 68
  - `add_sources_dir()` (*FuseSocBuilder method*), 68
  - `address` (*InterconnectSubordinateParams attribute*), 54
- B**
- Backend (*class in topwrap.backend.backend*), 47
  - BackendOutputInfo (*class in topwrap.backend.backend*), 46
  - Bit (*class in topwrap.model.hdl\_types*), 53
  - Bits (*class in topwrap.model.hdl\_types*), 53
  - BitStruct (*class in topwrap.model.hdl\_types*), 53
  - `build()` (*FuseSocBuilder method*), 69
  - BUILTIN\_DIR (*ConfigManager attribute*), 71
- C**
- `check_connection_to_subgraph_metanodes()` (*DataflowValidator method*), 75
  - `check_duplicate_metanode_names()` (*DataflowValidator method*), 75
  - `check_duplicate_node_names()` (*DataflowValidator method*), 75
  - `check_external_in_to_external_out_connections()` (*DataflowValidator method*), 75
  - `check_inouts_connections()` (*DataflowValidator method*), 76
  - `check_parameters_values()` (*DataflowValidator method*), 76
  - `check_port_to_multiple_external_metanodes()` (*DataflowValidator method*), 76
  - `check_unconnected_ports_interfaces()` (*DataflowValidator method*), 76
  - `check_unnamed_external_metanodes_with_multiple_conn()` (*DataflowValidator method*), 76
  - CheckResult (*class in topwrap.kpm\_dataflow\_validator*), 76
  - clock (*Interconnect attribute*), 54
  - column (*FileReference attribute*), 56
  - `combined()` (*Identifier method*), 56
  - components (*Design property*), 48
  - Config (*class in topwrap.config*), 71
  - ConfigManager (*class in topwrap.config*), 71
  - `connect_interfaces()` (*IPConnect method*), 62
  - `connect_ports()` (*IPConnect method*), 63
  - connections (*Design property*), 49
  - `connections_with()` (*Design method*), 49

- ConstantConnection (class in topwrap.model.connections), 51
- content (BackendOutputInfo attribute), 47
- ## D
- dataflow\_complex\_hierarchy() (in module tests\_kpm.test\_kpm\_validation), 80
- dataflow\_conn\_subgraph\_metanode() (in module tests\_kpm.test\_kpm\_validation), 80
- dataflow\_duplicate\_external\_input\_interfaces() (in module tests\_kpm.test\_kpm\_validation), 79
- dataflow\_duplicate\_ip\_names() (in module tests\_kpm.test\_kpm\_validation), 77
- dataflow\_duplicate\_metanode\_names() (in module tests\_kpm.test\_kpm\_validation), 78
- dataflow\_ext\_in\_to\_ext\_out\_connections() (in module tests\_kpm.test\_kpm\_validation), 78
- dataflow\_hier\_duplicate\_names() (in module tests\_kpm.test\_kpm\_validation), 80
- dataflow\_inouts\_connections() (in module tests\_kpm.test\_kpm\_validation), 79
- dataflow\_invalid\_parameters\_values() (in module tests\_kpm.test\_kpm\_validation), 78
- dataflow\_ports\_multiple\_external\_metanodes() (in module tests\_kpm.test\_kpm\_validation), 78
- dataflow\_subgraph\_multiple\_external\_metanodes() (in module tests\_kpm.test\_kpm\_validation), 79
- dataflow\_unconn\_hierarchy() (in module tests\_kpm.test\_kpm\_validation), 79
- dataflow\_unnamed\_metanodes() (in module tests\_kpm.test\_kpm\_validation), 79
- DataflowValidator (class in topwrap.kpm\_dataflow\_validator), 75
- default (InterfaceSignalConfiguration attribute), 49
- default\_value (Parameter attribute), 56
- definition (Interface attribute), 50
- Design (class in topwrap.model.design), 48
- design (Module property), 47
- Dimensions (class in topwrap.model.hdl\_types), 52
- dimensions (LogicArray attribute), 53
- direction (InterfaceSignalConfiguration attribute), 49
- direction (Port attribute), 51
- ## E
- ElaboratableValue (class in topwrap.model.misc), 55
- ElaboratableValue.DataclassRepr (class in topwrap.model.misc), 55
- ElaboratableWrapper (class in topwrap.elaboratable\_wrapper), 65
- ## F
- Field (ElaboratableValue attribute), 56
- field\_name (StructField attribute), 53
- fields (BitStruct attribute), 53
- file (FileReference attribute), 56
- filename (BackendOutputInfo attribute), 46
- FileReference (class in topwrap.model.misc), 56
- Frontend (class in topwrap.frontend.frontend), 46
- FrontendParseException, 46
- FuseSocBuilder (class in topwrap.fuse\_helper), 68
- ## G
- get\_builtins() (InterfaceDefinition static method), 70
- get\_interface\_by\_name() (in module topwrap.interface), 70
- get\_port\_by\_name() (Wrapper method), 57
- get\_ports() (ElaboratableWrapper method), 65
- get\_ports() (IPConnect method), 63
- get\_ports() (IPWrapper method), 59
- get\_ports() (Wrapper method), 57
- get\_ports\_hier() (ElaboratableWrapper method), 65
- get\_ports\_of\_interface() (Wrapper method), 57
- ## I
- id (InterfaceDefinition attribute), 50
- id (Module attribute), 47
- Identifier (class in topwrap.model.misc), 56
- IN (PortDirection attribute), 51

- INOUT (*PortDirection* attribute), 51  
 Interconnect (class in *topwrap.model.interconnect*), 54  
 InterconnectManagerParams (class in *topwrap.model.interconnect*), 54  
 InterconnectParams (class in *topwrap.model.interconnect*), 54  
 interconnects (*Design* property), 48  
 InterconnectSubordinateParams (class in *topwrap.model.interconnect*), 54  
 Interface (class in *topwrap.model.interface*), 50  
 InterfaceConnection (class in *topwrap.model.connections*), 51  
 InterfaceDefinition (class in *topwrap.interface*), 70  
 InterfaceDefinition (class in *topwrap.model.interface*), 50  
 InterfaceMode (class in *topwrap.model.interface*), 49  
 interfaces (*Module* property), 47  
 InterfaceSignal (class in *topwrap.model.interface*), 49  
 InterfaceSignalConfiguration (class in *topwrap.model.interface*), 49  
 IPConnect (class in *topwrap.ipconnect*), 61  
 IPWrapper (class in *topwrap.ipwrapper*), 58  
 item (*LogicArray* attribute), 53
- ## L
- library (*Identifier* attribute), 56  
 like() (*WrapperPort* static method), 66  
 line (*FileReference* attribute), 56  
 Logic (class in *topwrap.model.hdl\_types*), 52  
 logic (*LogicSlice* attribute), 52  
 LogicArray (class in *topwrap.model.hdl\_types*), 53  
 LogicSlice (class in *topwrap.model.hdl\_types*), 52  
 lower (*Dimensions* attribute), 52  
 lower (*LogicSlice* property), 52
- ## M
- make\_connections() (*IPConnect* method), 63  
 make\_interconnect\_connections() (*IPConnect* method), 63  
 MANAGER (*InterfaceMode* attribute), 49  
 managers (*Interconnect* attribute), 54  
 mode (*Interface* attribute), 50  
 ModelBase (class in *topwrap.model.misc*), 55  
 modes (*InterfaceSignal* attribute), 50  
 module  
 topwrap.backend.backend, 46  
 topwrap.frontend.frontend, 46  
 topwrap.model.connections, 51  
 topwrap.model.design, 48  
 topwrap.model.hdl\_types, 52  
 topwrap.model.interconnect, 54  
 topwrap.model.interface, 49  
 topwrap.model.misc, 55  
 topwrap.model.module, 47  
 Module (class in *topwrap.model.module*), 47  
 module (*ModuleInstance* attribute), 48  
 ModuleInstance (class in *topwrap.model.design*), 48
- ## N
- name (*Identifier* attribute), 56  
 name (*Interconnect* attribute), 54  
 name (*Interface* attribute), 50  
 name (*InterfaceSignal* attribute), 49  
 name (*Logic* attribute), 52  
 name (*ModuleInstance* attribute), 48  
 name (*Parameter* attribute), 56  
 name (*Port* attribute), 51  
 non\_intf\_ports() (*Module* method), 48
- ## O
- ObjectId (class in *topwrap.model.misc*), 55  
 OUT (*PortDirection* attribute), 51  
 outer (*Logic* property), 52
- ## P
- Parameter (class in *topwrap.model.misc*), 56  
 parameters (*Module* property), 47  
 parameters (*ModuleInstance* attribute), 48  
 params (*Interconnect* attribute), 54  
 parent (*Design* attribute), 48  
 parent (*Interconnect* attribute), 54  
 parent (*Interface* attribute), 50  
 parent (*Logic* attribute), 52  
 parent (*ModuleInstance* attribute), 48  
 parent (*Parameter* attribute), 56  
 parent (*Port* attribute), 51  
 parse\_files() (*Frontend* method), 46  
 parse\_str() (*Frontend* method), 46  
 Port (class in *topwrap.model.connections*), 51  
 PortConnection (class in *topwrap.model.connections*), 51  
 PortDirection (class in *topwrap.model.connections*), 51  
 ports (*Module* property), 47

## R

ReferencedInterface (class in topwrap.model.connections), 51  
ReferencedPort (class in topwrap.model.connections), 51  
refs (Module property), 47  
regexp (InterfaceSignal attribute), 50  
RelationshipError, 55  
represent() (Backend method), 47  
required (InterfaceSignalConfiguration attribute), 49  
reset (Interconnect attribute), 54  
resolve() (ObjectId method), 55

## S

save() (BackendOutputInfo method), 47  
Schema (Config attribute), 71  
Schema (InterfaceDefinition attribute), 70  
serialize() (Backend method), 47  
set\_constant() (IPConnect method), 64  
set\_parent() (in module topwrap.model.misc), 55  
signals (Interface attribute), 50  
signals (InterfaceDefinition attribute), 50  
size (Bit property), 53  
size (BitStruct property), 53  
size (InterconnectSubordinateParams attribute), 54  
size (Logic property), 52  
size (LogicArray property), 53  
size (StructField property), 53  
StructField (class in topwrap.model.hdl\_types), 53  
SUBORDINATE (InterfaceMode attribute), 49  
subordinates (Interconnect attribute), 55

## T

topwrap.backend.backend module, 46  
topwrap.frontend.frontend module, 46  
topwrap.model.connections module, 51  
topwrap.model.design module, 48  
topwrap.model.hdl\_types module, 52  
topwrap.model.interconnect module, 54  
topwrap.model.interface module, 49

topwrap.model.misc module, 55  
topwrap.model.module module, 47  
TranslationError, 55  
type (InterfaceSignal attribute), 50  
type (Port attribute), 51  
type (StructField attribute), 53

## U

UNSPECIFIED (InterfaceMode attribute), 49  
upper (Dimensions attribute), 52  
upper (LogicSlice property), 52

## V

validate\_inout\_connections() (IPConnect method), 64  
validate\_kpm\_design() (DataflowValidator method), 76  
value (ElaboratableValue attribute), 55  
VariableName (in module topwrap.model.misc), 55  
vendor (Identifier attribute), 56

## W

Wrapper (class in topwrap.wrapper), 57  
WrapperPort (class in topwrap.amaranth\_helpers), 66