Alkali CSD NVMe accelerators test platform Logo
  • Introduction
  • Repository reference
  • System architecture
    • FPGA design
    • Memory map
    • Host Software
    • APU Software
    • RPU Software
  • NVMe commands and extensions
  • TensorFlow Lite model preparation
  • VTA accelerator
  • Operations accelerated on VTA accelerator
  • Flashing and connecting the Basalt board
Toggle wide view
Alkali CSD NVMe accelerators test platform
  • Docs »
  • System architecture
  • PDF

System architectureΒΆ

This chapter provides information about the architecture of the project.

  • FPGA design
    • Building the design
    • NVMe register module
    • VTA module
    • Built artifacts
  • Memory map
    • PCIe and NVMe Cores
    • VTA Cores
    • RPU-APU shared memory
    • Ramdisk area
  • Host Software
    • Building the app
    • Using the app
  • APU Software
    • Building the APU software
    • APU base system
    • uBPF Virtual Machine
    • Userspace custom NVMe command handler
  • RPU Software
    • Operating system
    • NVMe firmware overview
    • Building and running NVMe firmware
    • Adding support for new NVMe commands
Next Previous

© Copyright Antmicro, 2023; Revision 83945484; branch main.