Alkali CSD NVMe accelerators test platform Logo
  • Introduction
  • Repository reference
  • System architecture
  • NVMe commands and extensions
  • TensorFlow Lite model preparation
  • VTA accelerator
  • Operations accelerated on VTA accelerator
  • Flashing and connecting the Basalt board
Toggle wide view
Alkali CSD NVMe accelerators test platform
  • Docs »
  • Alkali CSD NVMe accelerators test platform
  • PDF

Alkali CSD NVMe accelerators test platformΒΆ

  • Introduction
  • Repository reference
  • System architecture
    • FPGA design
    • Memory map
    • Host Software
    • APU Software
    • RPU Software
  • NVMe commands and extensions
    • Basic NVMe operations
    • NVMe Vendor extensions
    • Custom NVMe commands
    • Example command flow
  • TensorFlow Lite model preparation
    • TensorFlow Lite models and runtime
    • Test models used in development
    • Compiling the TensorFlow Lite models with examples
  • VTA accelerator
    • Basic information
    • Key parameters of the VTA accelerator
    • VTA instructions
    • The structure of the VTA accelerator
    • VTA module synchronization mechanism
    • VTA memory/addressing scheme
  • Operations accelerated on VTA accelerator
    • TensorFlow Lite delegation scheme
    • Adding a new operator to the delegate with 8-bit precision
    • ADD operator
    • CONV2D operator
    • Further work
    • Resources
  • Flashing and connecting the Basalt board
    • Flashing through NVMe interface
    • Flashing via JTAG using Vivado
    • Connecting the board to the PC
Next

© Copyright Antmicro, 2023; Revision 83945484; branch main.